/usr/include/gpsim/14bit-processors.h is in gpsim-dev 0.27.0-6.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 | /*
Copyright (C) 1998 T. Scott Dattalo
Copyright (C) 2009,2013 Roy R. Rankin
This file is part of the libgpsim library of gpsim
This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.
This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General Public License for more details.
You should have received a copy of the GNU Lesser General Public
License along with this library; if not, see
<http://www.gnu.org/licenses/lgpl-2.1.html>.
*/
#include "pic-processor.h"
#include "intcon.h"
#include "uart.h"
#include "ssp.h"
#ifndef __14_BIT_PROCESSORS_H__
#define __14_BIT_PROCESSORS_H__
// forward references
class _14bit_processor;
class _14bit_e_processor;
class PicPortRegister;
class PicTrisRegister;
class PicPortBRegister;
class PicTrisRegister;
class PortBSink;
class IOPIN;
class IO_open_collector;
class PinMonitor;
extern instruction *disasm14 (_14bit_processor *cpu,unsigned int inst, unsigned int address);
extern instruction *disasm14E (_14bit_e_processor *cpu,unsigned int inst, unsigned int address);
class _14bit_processor : public pic_processor
{
public:
#define EEPROM_SIZE 0x40
#define INTERRUPT_VECTOR 4
#define WDTE 4
unsigned int eeprom_size;
INTCON *intcon;
virtual void interrupt();
virtual void save_state();
virtual void create();
virtual PROCESSOR_TYPE isa(){return _14BIT_PROCESSOR_;};
virtual PROCESSOR_TYPE base_isa(){return _14BIT_PROCESSOR_;};
virtual instruction * disasm (unsigned int address, unsigned int inst)
{
return disasm14(this, address, inst);
}
// Declare a set of functions that will allow the base class to
// get information about the derived classes. NOTE, the values returned here
// will cause errors if they are used -- the derived classes must define their
// parameters appropriately.
virtual void create_sfr_map()=0;
virtual void option_new_bits_6_7(unsigned int)=0;
virtual void put_option_reg(unsigned int);
virtual void create_symbols()=0;
virtual bool set_config_word(unsigned int address, unsigned int cfg_word);
virtual void create_config_memory();
// Return the portion of pclath that is used during branching instructions
virtual unsigned int get_pclath_branching_jump()
{
return ((pclath->value.get() & 0x18)<<8);
}
// Return the portion of pclath that is used during modify PCL instructions
virtual unsigned int get_pclath_branching_modpcl()
{
return((pclath->value.get() & 0x1f)<<8);
}
virtual unsigned int map_fsr_indf ( void )
{
return ( this->fsr->value.get() );
}
virtual unsigned int eeprom_get_size() {return 0;};
virtual unsigned int eeprom_get_value(unsigned int address) {return 0;};
virtual void eeprom_put_value(unsigned int value,
unsigned int address)
{return;}
virtual unsigned int program_memory_size() const = 0;
virtual unsigned int get_program_memory_at_address(unsigned int address);
virtual void enter_sleep();
virtual void exit_sleep();
virtual bool hasSSP() {return has_SSP;}
virtual void set_hasSSP() { has_SSP = true;}
_14bit_processor(const char *_name=0, const char *desc=0);
virtual ~_14bit_processor();
protected:
bool has_SSP;
OPTION_REG *option_reg;
unsigned int ram_top;
};
#define cpu14 ( (_14bit_processor *)cpu)
/***************************************************************************
*
* Include file for: P16C84, P16F84, P16F83, P16CR83, P16CR84
*
* The x84 processors have a 14-bit core, eeprom, and are in an 18-pin
* package. The class taxonomy is:
*
* pic_processor
* |-> 14bit_processor
* |
* |----------\
* |
* |- P16C8x
* |->P16C84
* |->P16F84
* |->P16C83
* |->P16CR83
* |->P16CR84
*
***************************************************************************/
class PortBSink;
class Pic14Bit : public _14bit_processor
{
public:
Pic14Bit(const char *_name=0, const char *desc=0);
virtual ~Pic14Bit();
INTCON_14_PIR intcon_reg;
PicPortRegister *m_porta;
PicTrisRegister *m_trisa;
PicPortBRegister *m_portb;
PicTrisRegister *m_trisb;
virtual PROCESSOR_TYPE isa(){return _14BIT_PROCESSOR_;};
virtual void create_symbols();
virtual void create_sfr_map();
virtual void option_new_bits_6_7(unsigned int bits);
};
class CPU_Temp : public Float
{
public:
CPU_Temp(const char *_name, double temp, const char *desc) : Float(_name, temp, desc) {}
};
// 14 bit processors with extended instructions
//
class _14bit_e_processor : public _14bit_processor
{
public:
INTCON_14_PIR intcon_reg;
BSR bsr;
PCON pcon;
WDTCON wdtcon;
Indirect_Addressing14 ind0;
Indirect_Addressing14 ind1;
sfr_register status_shad;
sfr_register wreg_shad;
sfr_register bsr_shad;
sfr_register pclath_shad;
sfr_register fsr0l_shad;
sfr_register fsr0h_shad;
sfr_register fsr1l_shad;
sfr_register fsr1h_shad;
CPU_Temp *m_cpu_temp;
virtual PROCESSOR_TYPE isa(){return _14BIT_PROCESSOR_;};
virtual PROCESSOR_TYPE base_isa(){return _14BIT_E_PROCESSOR_;};
virtual instruction * disasm (unsigned int address, unsigned int inst)
{
return disasm14E(this, address, inst);
}
_14bit_e_processor(const char *_name=0, const char *desc=0);
virtual ~_14bit_e_processor();
virtual void create_symbols();
virtual void create_sfr_map();
virtual void interrupt();
virtual bool exit_wdt_sleep() {return wdt_sleep;}
virtual void reset(RESET_TYPE r);
virtual void create_config_memory();
virtual bool set_config_word(unsigned int address,unsigned int cfg_word);
virtual void oscillator_select(unsigned int mode, bool clkout);
virtual void program_memory_wp(unsigned int mode);
// Return the portion of pclath that is used during branching instructions
virtual unsigned int get_pclath_branching_jump()
{
return ((pclath->value.get() & 0x18)<<8);
}
// Return the portion of pclath that is used during modify PCL instructions
virtual unsigned int get_pclath_branching_modpcl()
{
return((pclath->value.get() & 0x1f)<<8);
}
virtual void Wput(unsigned int);
virtual unsigned int Wget();
protected:
bool wdt_sleep; // if true wdt will interupt in sleep
};
#define cpu14e ( (_14bit_e_processor *)cpu)
#endif
|