This file is indexed.

/usr/include/gpsim/spp.h is in gpsim-dev 0.29.0-2+b2.

This file is owned by root:root, with mode 0o644.

The actual contents of the file can be viewed below.

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
/*
   Copyright (C) 2014 Roy R Rankin

This file is part of the libgpsim library of gpsim

This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.

This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public
License along with this library; if not, see 
<http://www.gnu.org/licenses/lgpl-2.1.html>.
*/

#ifndef __SPP_H__
#define __SPP_H__

#include "pic-processor.h"
#include "14bit-registers.h"
#include "pic-ioports.h"
#include "pir.h"

class SPP;
class SppSignalSource;
class PicPSP_PortRegister;
class PicTrisRegister;

class SPPCON : public sfr_register, public TriggerObject
{
public:
  SPPCON(Processor *pCpu, const char *pName, const char *pDesc);
  virtual void put(unsigned int new_value);
  virtual void put_value(unsigned int new_value);
  void set_spp(SPP *_spp) { spp = _spp; }

private:
  SPP	*spp;
};

class SPPCFG : public sfr_register, public TriggerObject
{
public:
  SPPCFG(Processor *pCpu, const char *pName, const char *pDesc);
  virtual void put(unsigned int new_value);
  virtual void put_value(unsigned int new_value);
  void set_spp(SPP *_spp) { spp = _spp; }

private:
  SPP	*spp;
};

class SPPEPS : public sfr_register, public TriggerObject
{
public:
  SPPEPS(Processor *pCpu, const char *pName, const char *pDesc);
  virtual void put(unsigned int new_value);
  virtual void put_value(unsigned int new_value);
  void set_spp(SPP *_spp) { spp = _spp; }

private:
  SPP	*spp;
};

class SPPDATA : public sfr_register, public TriggerObject
{
public:
  SPPDATA(Processor *pCpu, const char *pName, const char *pDesc);
  virtual void put(unsigned int new_value);
  virtual unsigned int get();
  virtual void put_value(unsigned int new_value);
  void set_spp(SPP *_spp) { spp = _spp; }

private:
  SPP	*spp;
};

class SPP : public TriggerObject
{
public:

  void initialize( PIR_SET *pir_set, PicPSP_PortRegister *port_set, 
	PicTrisRegister *port_tris,
	SPPCON *_sppcon, SPPCFG *_sppcfg, SPPEPS *_sppeps, 
	SPPDATA *_sppdata, PinModule  *pin_clk1spp, PinModule *pin_clk2spp,
  	PinModule  *pin_oespp, PinModule *pin_csspp
	);
  void data_write(unsigned int data);
  unsigned int data_read();
  void eps_write(unsigned int data);
  void cfg_write(unsigned int data);
  void enabled(bool state);
  virtual void callback();
  
  SPP() : sppcon(0), sppcfg(0), sppeps(0), sppdata(0), state_enabled(0),
	cfg_value(0), eps_value(0), 
	sig_oespp(0), sig_csspp(0), sig_clk1spp(0), sig_clk2spp(0),
        active_sig_oe(false), active_sig_cs(false), active_sig_clk1(false),
          active_sig_clk2(false)
  { 
  }
  ~SPP();

  enum {
	SPPEN	= 1<<0,		// SPPCON
	SPPOWN	= 1<<1,
	WS0	= 1<<0,		// SPPCFG
	WS1	= 1<<1,
	WS2	= 1<<2,
	WS3	= 1<<3,
	CLK1EN	= 1<<4,
	CSEN	= 1<<5,
	CLKCFG0 = 1<<6,
	CLKCFG1 = 1<<7,
	ADDR0	= 1<<0,		//SPPEPS
	ADDR1	= 1<<1,
	ADDR2	= 1<<2,
	ADDR3	= 1<<3,
	SPPBUSY = 1<<4,
	WRSPP	= 1<<6,
	RDSPP	= 1<<7
        };
protected:

  // cycle States
  enum {
	ST_IDLE = 0,
	ST_CYCLE1,
	ST_CYCLE2,
	};
  // I/O operatiom
  enum {
	ADDR_WRITE = 1,
	DATA_WRITE,
	DATA_READ
	};

  SPPCON	*sppcon;
  SPPCFG	*sppcfg;
  SPPEPS	*sppeps;
  SPPDATA	*sppdata;
  bool		state_enabled;
  unsigned int  cfg_value;
  unsigned int  eps_value;
  unsigned int  data_value;
  PinModule 	*pin_clk1spp;
  PinModule 	*pin_clk2spp;
  PinModule 	*pin_oespp;
  PinModule 	*pin_csspp;
  int		cycle_state;
  unsigned int  io_operation;
  SppSignalSource *sig_oespp;
  SppSignalSource *sig_csspp;
  SppSignalSource *sig_clk1spp;
  SppSignalSource *sig_clk2spp;
  bool		active_sig_oe;
  bool		active_sig_cs;
  bool		active_sig_clk1;
  bool		active_sig_clk2;
  PIR_SET 	*pir_set;
  PicPSP_PortRegister *parallel_port;
  PicTrisRegister *parallel_tris;
};

#endif	// __SPP_H__