This file is indexed.

/usr/include/ngs/unix/i386/atomic32.h is in libngs-sdk-dev 1.3.0-2.

This file is owned by root:root, with mode 0o644.

The actual contents of the file can be viewed below.

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
/*===========================================================================
*
*                            PUBLIC DOMAIN NOTICE
*               National Center for Biotechnology Information
*
*  This software/database is a "United States Government Work" under the
*  terms of the United States Copyright Act.  It was written as part of
*  the author's official duties as a United States Government employee and
*  thus cannot be copyrighted.  This software/database is freely available
*  to the public for use. The National Library of Medicine and the U.S.
*  Government have not placed any restriction on its use or reproduction.
*
*  Although all reasonable efforts have been taken to ensure the accuracy
*  and reliability of the software and data, the NLM and the U.S.
*  Government do not and cannot warrant the performance or results that
*  may be obtained by using this software or data. The NLM and the U.S.
*  Government disclaim all warranties, express or implied, including
*  warranties of performance, merchantability or fitness for any particular
*  purpose.
*
*  Please cite the author in any work or product based on this material.
*
* ===========================================================================
*
*/

#ifndef _h_atomic32_
#define _h_atomic32_

#ifdef __cplusplus
extern "C" {
#endif

/*
 * Make sure gcc doesn't try to be clever and move things around
 * on us. We need to use _exactly_ the address the user gave us,
 * not some alias that contains the same information.
 */
typedef struct atomic32_t atomic32_t;
struct atomic32_t
{
    volatile int counter;
};

/* int atomic32_read ( const atomic32_t *v ); */
#define atomic32_read( v ) \
    ( ( v ) -> counter )

/* void atomic32_set ( atomic32_t *v, int i ); */
#define atomic32_set( v, i ) \
    ( ( void ) ( ( ( v ) -> counter ) = ( i ) ) )

/* add to v -> counter and return the prior value */
static __inline__ int atomic32_read_and_add ( atomic32_t *v, int i )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "mov %3, %1;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i )
    );
    return rtn;
}

/* if no read is needed, define the least expensive atomic add */
#define atomic32_add( v, i ) \
    atomic32_read_and_add ( v, i )

/* add to v -> counter and return the result */
static __inline__ int atomic32_add_and_read ( atomic32_t *v, int i )
{
    int rtn, cmp;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "mov %3, %1;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1,(%2);"
        "jne 1b;"
        : "=&a" ( cmp ), "=&r" ( rtn )
        : "r" ( & v -> counter ), "r" ( i )
    );
    return rtn;
}

/* just don't try to find out what the result was */
static __inline__ void atomic32_inc ( atomic32_t *v )
{
    __asm__ __volatile__
    (
    "lock;"
        "incl %0"
        : "=m" ( v -> counter )
        : "m" ( v -> counter )
    );
}

static __inline__ void atomic32_dec ( atomic32_t *v )
{
    __asm__ __volatile__
    (
    "lock;"
        "decl %0"
        : "=m" ( v -> counter )
        : "m" ( v -> counter )
    );
}

/* decrement by one and test result for 0 */
static __inline__ int atomic32_dec_and_test ( atomic32_t *v )
{
    unsigned char c;
    __asm__ __volatile__
    (
    "lock;"
        "decl %1;"
        "sete %0"
        : "=r" ( c ), "=m" ( v -> counter )
        : "m" ( v -> counter )
    );
    return c;
}

/* when atomic32_dec_and_test uses predecrement, you want
   postincrement to this function. so it isn't very useful */
static __inline__ int atomic32_inc_and_test ( atomic32_t *v )
{
    unsigned char c;
    __asm__ __volatile__
    (
    "lock;"
        "incl %1;"
        "sete %0"
        : "=r" ( c ), "=m" ( v -> counter )
        : "m" ( v -> counter )
    );
    return c;
}

/* HERE's useful */
#define atomic32_test_and_inc( v ) \
    ( atomic32_read_and_add ( v, 1 ) == 0 )

static __inline__ int atomic32_test_and_set ( atomic32_t *v, int s, int t )
{
    int rtn;
    __asm__ __volatile__
    (
    "lock;"
        "cmpxchg %2, (%1)"
        : "=a" ( rtn )
        : "r" ( & v -> counter ), "r" ( s ), "a" ( t )
    );
    return rtn;
}

/* conditional modifications */
static __inline__
int atomic32_read_and_add_lt ( atomic32_t *v, int i, int t )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "cmp %4, %0;"
        "mov %3, %1;"
        "jge 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i ), "r" ( t )
    );
    return rtn;
}

#define atomic32_add_if_lt( v, i, t ) \
    ( atomic32_read_and_add_lt ( v, i, t ) < ( t ) )

static __inline__
int atomic32_read_and_add_le ( atomic32_t *v, int i, int t )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "cmp %4, %0;"
        "mov %3, %1;"
        "jg 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i ), "r" ( t )
    );
    return rtn;
}

#define atomic32_add_if_le( v, i, t ) \
    ( atomic32_read_and_add_le ( v, i, t ) <= ( t ) )

static __inline__
int atomic32_read_and_add_eq ( atomic32_t *v, int i, int t )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "cmp %4, %0;"
        "mov %3, %1;"
        "jne 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i ), "r" ( t )
    );
    return rtn;
}

#define atomic32_add_if_eq( v, i, t ) \
    ( atomic32_read_and_add_eq ( v, i, t ) == ( t ) )

static __inline__
int atomic32_read_and_add_ne ( atomic32_t *v, int i, int t )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "cmp %4, %0;"
        "mov %3, %1;"
        "je 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i ), "r" ( t )
    );
    return rtn;
}

#define atomic32_add_if_ne( v, i, t ) \
    ( atomic32_read_and_add_ne ( v, i, t ) != ( t ) )

static __inline__
int atomic32_read_and_add_ge ( atomic32_t *v, int i, int t )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "cmp %4, %0;"
        "mov %3, %1;"
        "jl 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i ), "r" ( t )
    );
    return rtn;
}

#define atomic32_add_if_ge( v, i, t ) \
    ( atomic32_read_and_add_ge ( v, i, t ) >= ( t ) )

static __inline__
int atomic32_read_and_add_gt ( atomic32_t *v, int i, int t )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "cmp %4, %0;"
        "mov %3, %1;"
        "jle 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i ), "r" ( t )
    );
    return rtn;
}

#define atomic32_add_if_gt( v, i, t ) \
    ( atomic32_read_and_add_gt ( v, i, t ) > ( t ) )

static __inline__
int atomic32_read_and_add_odd ( atomic32_t *v, int i )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "bt $0, %0;"
        "mov %3, %1;"
        "jnc 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i )
    );
    return rtn;
}

static __inline__
int atomic32_read_and_add_even ( atomic32_t *v, int i )
{
    int rtn, sum;
    __asm__ __volatile__
    (
        "mov (%2), %0;"
    "1:"
        "bt $0, %0;"
        "mov %3, %1;"
        "jc 2f;"
        "add %0, %1;"
    "lock;"
        "cmpxchg %1, (%2);"
        "jne 1b;"
    "2:"
        : "=&a" ( rtn ), "=&r" ( sum )
        : "r" ( & v -> counter ), "r" ( i )
    );
    return rtn;
}


#ifdef __cplusplus
}
#endif

#endif /* _h_atomic32_ */