/usr/lib/python2.7/dist-packages/capstone/arm_const.py is in python-capstone 3.0.4-1.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 | # For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT [arm_const.py]
# ARM shift type
ARM_SFT_INVALID = 0
ARM_SFT_ASR = 1
ARM_SFT_LSL = 2
ARM_SFT_LSR = 3
ARM_SFT_ROR = 4
ARM_SFT_RRX = 5
ARM_SFT_ASR_REG = 6
ARM_SFT_LSL_REG = 7
ARM_SFT_LSR_REG = 8
ARM_SFT_ROR_REG = 9
ARM_SFT_RRX_REG = 10
# ARM condition code
ARM_CC_INVALID = 0
ARM_CC_EQ = 1
ARM_CC_NE = 2
ARM_CC_HS = 3
ARM_CC_LO = 4
ARM_CC_MI = 5
ARM_CC_PL = 6
ARM_CC_VS = 7
ARM_CC_VC = 8
ARM_CC_HI = 9
ARM_CC_LS = 10
ARM_CC_GE = 11
ARM_CC_LT = 12
ARM_CC_GT = 13
ARM_CC_LE = 14
ARM_CC_AL = 15
# Special registers for MSR
ARM_SYSREG_INVALID = 0
ARM_SYSREG_SPSR_C = 1
ARM_SYSREG_SPSR_X = 2
ARM_SYSREG_SPSR_S = 4
ARM_SYSREG_SPSR_F = 8
ARM_SYSREG_CPSR_C = 16
ARM_SYSREG_CPSR_X = 32
ARM_SYSREG_CPSR_S = 64
ARM_SYSREG_CPSR_F = 128
ARM_SYSREG_APSR = 256
ARM_SYSREG_APSR_G = 257
ARM_SYSREG_APSR_NZCVQ = 258
ARM_SYSREG_APSR_NZCVQG = 259
ARM_SYSREG_IAPSR = 260
ARM_SYSREG_IAPSR_G = 261
ARM_SYSREG_IAPSR_NZCVQG = 262
ARM_SYSREG_EAPSR = 263
ARM_SYSREG_EAPSR_G = 264
ARM_SYSREG_EAPSR_NZCVQG = 265
ARM_SYSREG_XPSR = 266
ARM_SYSREG_XPSR_G = 267
ARM_SYSREG_XPSR_NZCVQG = 268
ARM_SYSREG_IPSR = 269
ARM_SYSREG_EPSR = 270
ARM_SYSREG_IEPSR = 271
ARM_SYSREG_MSP = 272
ARM_SYSREG_PSP = 273
ARM_SYSREG_PRIMASK = 274
ARM_SYSREG_BASEPRI = 275
ARM_SYSREG_BASEPRI_MAX = 276
ARM_SYSREG_FAULTMASK = 277
ARM_SYSREG_CONTROL = 278
# The memory barrier constants map directly to the 4-bit encoding of
# the option field for Memory Barrier operations.
ARM_MB_INVALID = 0
ARM_MB_RESERVED_0 = 1
ARM_MB_OSHLD = 2
ARM_MB_OSHST = 3
ARM_MB_OSH = 4
ARM_MB_RESERVED_4 = 5
ARM_MB_NSHLD = 6
ARM_MB_NSHST = 7
ARM_MB_NSH = 8
ARM_MB_RESERVED_8 = 9
ARM_MB_ISHLD = 10
ARM_MB_ISHST = 11
ARM_MB_ISH = 12
ARM_MB_RESERVED_12 = 13
ARM_MB_LD = 14
ARM_MB_ST = 15
ARM_MB_SY = 16
# Operand type for instruction's operands
ARM_OP_INVALID = 0
ARM_OP_REG = 1
ARM_OP_IMM = 2
ARM_OP_MEM = 3
ARM_OP_FP = 4
ARM_OP_CIMM = 64
ARM_OP_PIMM = 65
ARM_OP_SETEND = 66
ARM_OP_SYSREG = 67
# Operand type for SETEND instruction
ARM_SETEND_INVALID = 0
ARM_SETEND_BE = 1
ARM_SETEND_LE = 2
ARM_CPSMODE_INVALID = 0
ARM_CPSMODE_IE = 2
ARM_CPSMODE_ID = 3
# Operand type for SETEND instruction
ARM_CPSFLAG_INVALID = 0
ARM_CPSFLAG_F = 1
ARM_CPSFLAG_I = 2
ARM_CPSFLAG_A = 4
ARM_CPSFLAG_NONE = 16
# Data type for elements of vector instructions.
ARM_VECTORDATA_INVALID = 0
ARM_VECTORDATA_I8 = 1
ARM_VECTORDATA_I16 = 2
ARM_VECTORDATA_I32 = 3
ARM_VECTORDATA_I64 = 4
ARM_VECTORDATA_S8 = 5
ARM_VECTORDATA_S16 = 6
ARM_VECTORDATA_S32 = 7
ARM_VECTORDATA_S64 = 8
ARM_VECTORDATA_U8 = 9
ARM_VECTORDATA_U16 = 10
ARM_VECTORDATA_U32 = 11
ARM_VECTORDATA_U64 = 12
ARM_VECTORDATA_P8 = 13
ARM_VECTORDATA_F32 = 14
ARM_VECTORDATA_F64 = 15
ARM_VECTORDATA_F16F64 = 16
ARM_VECTORDATA_F64F16 = 17
ARM_VECTORDATA_F32F16 = 18
ARM_VECTORDATA_F16F32 = 19
ARM_VECTORDATA_F64F32 = 20
ARM_VECTORDATA_F32F64 = 21
ARM_VECTORDATA_S32F32 = 22
ARM_VECTORDATA_U32F32 = 23
ARM_VECTORDATA_F32S32 = 24
ARM_VECTORDATA_F32U32 = 25
ARM_VECTORDATA_F64S16 = 26
ARM_VECTORDATA_F32S16 = 27
ARM_VECTORDATA_F64S32 = 28
ARM_VECTORDATA_S16F64 = 29
ARM_VECTORDATA_S16F32 = 30
ARM_VECTORDATA_S32F64 = 31
ARM_VECTORDATA_U16F64 = 32
ARM_VECTORDATA_U16F32 = 33
ARM_VECTORDATA_U32F64 = 34
ARM_VECTORDATA_F64U16 = 35
ARM_VECTORDATA_F32U16 = 36
ARM_VECTORDATA_F64U32 = 37
# ARM registers
ARM_REG_INVALID = 0
ARM_REG_APSR = 1
ARM_REG_APSR_NZCV = 2
ARM_REG_CPSR = 3
ARM_REG_FPEXC = 4
ARM_REG_FPINST = 5
ARM_REG_FPSCR = 6
ARM_REG_FPSCR_NZCV = 7
ARM_REG_FPSID = 8
ARM_REG_ITSTATE = 9
ARM_REG_LR = 10
ARM_REG_PC = 11
ARM_REG_SP = 12
ARM_REG_SPSR = 13
ARM_REG_D0 = 14
ARM_REG_D1 = 15
ARM_REG_D2 = 16
ARM_REG_D3 = 17
ARM_REG_D4 = 18
ARM_REG_D5 = 19
ARM_REG_D6 = 20
ARM_REG_D7 = 21
ARM_REG_D8 = 22
ARM_REG_D9 = 23
ARM_REG_D10 = 24
ARM_REG_D11 = 25
ARM_REG_D12 = 26
ARM_REG_D13 = 27
ARM_REG_D14 = 28
ARM_REG_D15 = 29
ARM_REG_D16 = 30
ARM_REG_D17 = 31
ARM_REG_D18 = 32
ARM_REG_D19 = 33
ARM_REG_D20 = 34
ARM_REG_D21 = 35
ARM_REG_D22 = 36
ARM_REG_D23 = 37
ARM_REG_D24 = 38
ARM_REG_D25 = 39
ARM_REG_D26 = 40
ARM_REG_D27 = 41
ARM_REG_D28 = 42
ARM_REG_D29 = 43
ARM_REG_D30 = 44
ARM_REG_D31 = 45
ARM_REG_FPINST2 = 46
ARM_REG_MVFR0 = 47
ARM_REG_MVFR1 = 48
ARM_REG_MVFR2 = 49
ARM_REG_Q0 = 50
ARM_REG_Q1 = 51
ARM_REG_Q2 = 52
ARM_REG_Q3 = 53
ARM_REG_Q4 = 54
ARM_REG_Q5 = 55
ARM_REG_Q6 = 56
ARM_REG_Q7 = 57
ARM_REG_Q8 = 58
ARM_REG_Q9 = 59
ARM_REG_Q10 = 60
ARM_REG_Q11 = 61
ARM_REG_Q12 = 62
ARM_REG_Q13 = 63
ARM_REG_Q14 = 64
ARM_REG_Q15 = 65
ARM_REG_R0 = 66
ARM_REG_R1 = 67
ARM_REG_R2 = 68
ARM_REG_R3 = 69
ARM_REG_R4 = 70
ARM_REG_R5 = 71
ARM_REG_R6 = 72
ARM_REG_R7 = 73
ARM_REG_R8 = 74
ARM_REG_R9 = 75
ARM_REG_R10 = 76
ARM_REG_R11 = 77
ARM_REG_R12 = 78
ARM_REG_S0 = 79
ARM_REG_S1 = 80
ARM_REG_S2 = 81
ARM_REG_S3 = 82
ARM_REG_S4 = 83
ARM_REG_S5 = 84
ARM_REG_S6 = 85
ARM_REG_S7 = 86
ARM_REG_S8 = 87
ARM_REG_S9 = 88
ARM_REG_S10 = 89
ARM_REG_S11 = 90
ARM_REG_S12 = 91
ARM_REG_S13 = 92
ARM_REG_S14 = 93
ARM_REG_S15 = 94
ARM_REG_S16 = 95
ARM_REG_S17 = 96
ARM_REG_S18 = 97
ARM_REG_S19 = 98
ARM_REG_S20 = 99
ARM_REG_S21 = 100
ARM_REG_S22 = 101
ARM_REG_S23 = 102
ARM_REG_S24 = 103
ARM_REG_S25 = 104
ARM_REG_S26 = 105
ARM_REG_S27 = 106
ARM_REG_S28 = 107
ARM_REG_S29 = 108
ARM_REG_S30 = 109
ARM_REG_S31 = 110
ARM_REG_ENDING = 111
# alias registers
ARM_REG_R13 = ARM_REG_SP
ARM_REG_R14 = ARM_REG_LR
ARM_REG_R15 = ARM_REG_PC
ARM_REG_SB = ARM_REG_R9
ARM_REG_SL = ARM_REG_R10
ARM_REG_FP = ARM_REG_R11
ARM_REG_IP = ARM_REG_R12
# ARM instruction
ARM_INS_INVALID = 0
ARM_INS_ADC = 1
ARM_INS_ADD = 2
ARM_INS_ADR = 3
ARM_INS_AESD = 4
ARM_INS_AESE = 5
ARM_INS_AESIMC = 6
ARM_INS_AESMC = 7
ARM_INS_AND = 8
ARM_INS_BFC = 9
ARM_INS_BFI = 10
ARM_INS_BIC = 11
ARM_INS_BKPT = 12
ARM_INS_BL = 13
ARM_INS_BLX = 14
ARM_INS_BX = 15
ARM_INS_BXJ = 16
ARM_INS_B = 17
ARM_INS_CDP = 18
ARM_INS_CDP2 = 19
ARM_INS_CLREX = 20
ARM_INS_CLZ = 21
ARM_INS_CMN = 22
ARM_INS_CMP = 23
ARM_INS_CPS = 24
ARM_INS_CRC32B = 25
ARM_INS_CRC32CB = 26
ARM_INS_CRC32CH = 27
ARM_INS_CRC32CW = 28
ARM_INS_CRC32H = 29
ARM_INS_CRC32W = 30
ARM_INS_DBG = 31
ARM_INS_DMB = 32
ARM_INS_DSB = 33
ARM_INS_EOR = 34
ARM_INS_VMOV = 35
ARM_INS_FLDMDBX = 36
ARM_INS_FLDMIAX = 37
ARM_INS_VMRS = 38
ARM_INS_FSTMDBX = 39
ARM_INS_FSTMIAX = 40
ARM_INS_HINT = 41
ARM_INS_HLT = 42
ARM_INS_ISB = 43
ARM_INS_LDA = 44
ARM_INS_LDAB = 45
ARM_INS_LDAEX = 46
ARM_INS_LDAEXB = 47
ARM_INS_LDAEXD = 48
ARM_INS_LDAEXH = 49
ARM_INS_LDAH = 50
ARM_INS_LDC2L = 51
ARM_INS_LDC2 = 52
ARM_INS_LDCL = 53
ARM_INS_LDC = 54
ARM_INS_LDMDA = 55
ARM_INS_LDMDB = 56
ARM_INS_LDM = 57
ARM_INS_LDMIB = 58
ARM_INS_LDRBT = 59
ARM_INS_LDRB = 60
ARM_INS_LDRD = 61
ARM_INS_LDREX = 62
ARM_INS_LDREXB = 63
ARM_INS_LDREXD = 64
ARM_INS_LDREXH = 65
ARM_INS_LDRH = 66
ARM_INS_LDRHT = 67
ARM_INS_LDRSB = 68
ARM_INS_LDRSBT = 69
ARM_INS_LDRSH = 70
ARM_INS_LDRSHT = 71
ARM_INS_LDRT = 72
ARM_INS_LDR = 73
ARM_INS_MCR = 74
ARM_INS_MCR2 = 75
ARM_INS_MCRR = 76
ARM_INS_MCRR2 = 77
ARM_INS_MLA = 78
ARM_INS_MLS = 79
ARM_INS_MOV = 80
ARM_INS_MOVT = 81
ARM_INS_MOVW = 82
ARM_INS_MRC = 83
ARM_INS_MRC2 = 84
ARM_INS_MRRC = 85
ARM_INS_MRRC2 = 86
ARM_INS_MRS = 87
ARM_INS_MSR = 88
ARM_INS_MUL = 89
ARM_INS_MVN = 90
ARM_INS_ORR = 91
ARM_INS_PKHBT = 92
ARM_INS_PKHTB = 93
ARM_INS_PLDW = 94
ARM_INS_PLD = 95
ARM_INS_PLI = 96
ARM_INS_QADD = 97
ARM_INS_QADD16 = 98
ARM_INS_QADD8 = 99
ARM_INS_QASX = 100
ARM_INS_QDADD = 101
ARM_INS_QDSUB = 102
ARM_INS_QSAX = 103
ARM_INS_QSUB = 104
ARM_INS_QSUB16 = 105
ARM_INS_QSUB8 = 106
ARM_INS_RBIT = 107
ARM_INS_REV = 108
ARM_INS_REV16 = 109
ARM_INS_REVSH = 110
ARM_INS_RFEDA = 111
ARM_INS_RFEDB = 112
ARM_INS_RFEIA = 113
ARM_INS_RFEIB = 114
ARM_INS_RSB = 115
ARM_INS_RSC = 116
ARM_INS_SADD16 = 117
ARM_INS_SADD8 = 118
ARM_INS_SASX = 119
ARM_INS_SBC = 120
ARM_INS_SBFX = 121
ARM_INS_SDIV = 122
ARM_INS_SEL = 123
ARM_INS_SETEND = 124
ARM_INS_SHA1C = 125
ARM_INS_SHA1H = 126
ARM_INS_SHA1M = 127
ARM_INS_SHA1P = 128
ARM_INS_SHA1SU0 = 129
ARM_INS_SHA1SU1 = 130
ARM_INS_SHA256H = 131
ARM_INS_SHA256H2 = 132
ARM_INS_SHA256SU0 = 133
ARM_INS_SHA256SU1 = 134
ARM_INS_SHADD16 = 135
ARM_INS_SHADD8 = 136
ARM_INS_SHASX = 137
ARM_INS_SHSAX = 138
ARM_INS_SHSUB16 = 139
ARM_INS_SHSUB8 = 140
ARM_INS_SMC = 141
ARM_INS_SMLABB = 142
ARM_INS_SMLABT = 143
ARM_INS_SMLAD = 144
ARM_INS_SMLADX = 145
ARM_INS_SMLAL = 146
ARM_INS_SMLALBB = 147
ARM_INS_SMLALBT = 148
ARM_INS_SMLALD = 149
ARM_INS_SMLALDX = 150
ARM_INS_SMLALTB = 151
ARM_INS_SMLALTT = 152
ARM_INS_SMLATB = 153
ARM_INS_SMLATT = 154
ARM_INS_SMLAWB = 155
ARM_INS_SMLAWT = 156
ARM_INS_SMLSD = 157
ARM_INS_SMLSDX = 158
ARM_INS_SMLSLD = 159
ARM_INS_SMLSLDX = 160
ARM_INS_SMMLA = 161
ARM_INS_SMMLAR = 162
ARM_INS_SMMLS = 163
ARM_INS_SMMLSR = 164
ARM_INS_SMMUL = 165
ARM_INS_SMMULR = 166
ARM_INS_SMUAD = 167
ARM_INS_SMUADX = 168
ARM_INS_SMULBB = 169
ARM_INS_SMULBT = 170
ARM_INS_SMULL = 171
ARM_INS_SMULTB = 172
ARM_INS_SMULTT = 173
ARM_INS_SMULWB = 174
ARM_INS_SMULWT = 175
ARM_INS_SMUSD = 176
ARM_INS_SMUSDX = 177
ARM_INS_SRSDA = 178
ARM_INS_SRSDB = 179
ARM_INS_SRSIA = 180
ARM_INS_SRSIB = 181
ARM_INS_SSAT = 182
ARM_INS_SSAT16 = 183
ARM_INS_SSAX = 184
ARM_INS_SSUB16 = 185
ARM_INS_SSUB8 = 186
ARM_INS_STC2L = 187
ARM_INS_STC2 = 188
ARM_INS_STCL = 189
ARM_INS_STC = 190
ARM_INS_STL = 191
ARM_INS_STLB = 192
ARM_INS_STLEX = 193
ARM_INS_STLEXB = 194
ARM_INS_STLEXD = 195
ARM_INS_STLEXH = 196
ARM_INS_STLH = 197
ARM_INS_STMDA = 198
ARM_INS_STMDB = 199
ARM_INS_STM = 200
ARM_INS_STMIB = 201
ARM_INS_STRBT = 202
ARM_INS_STRB = 203
ARM_INS_STRD = 204
ARM_INS_STREX = 205
ARM_INS_STREXB = 206
ARM_INS_STREXD = 207
ARM_INS_STREXH = 208
ARM_INS_STRH = 209
ARM_INS_STRHT = 210
ARM_INS_STRT = 211
ARM_INS_STR = 212
ARM_INS_SUB = 213
ARM_INS_SVC = 214
ARM_INS_SWP = 215
ARM_INS_SWPB = 216
ARM_INS_SXTAB = 217
ARM_INS_SXTAB16 = 218
ARM_INS_SXTAH = 219
ARM_INS_SXTB = 220
ARM_INS_SXTB16 = 221
ARM_INS_SXTH = 222
ARM_INS_TEQ = 223
ARM_INS_TRAP = 224
ARM_INS_TST = 225
ARM_INS_UADD16 = 226
ARM_INS_UADD8 = 227
ARM_INS_UASX = 228
ARM_INS_UBFX = 229
ARM_INS_UDF = 230
ARM_INS_UDIV = 231
ARM_INS_UHADD16 = 232
ARM_INS_UHADD8 = 233
ARM_INS_UHASX = 234
ARM_INS_UHSAX = 235
ARM_INS_UHSUB16 = 236
ARM_INS_UHSUB8 = 237
ARM_INS_UMAAL = 238
ARM_INS_UMLAL = 239
ARM_INS_UMULL = 240
ARM_INS_UQADD16 = 241
ARM_INS_UQADD8 = 242
ARM_INS_UQASX = 243
ARM_INS_UQSAX = 244
ARM_INS_UQSUB16 = 245
ARM_INS_UQSUB8 = 246
ARM_INS_USAD8 = 247
ARM_INS_USADA8 = 248
ARM_INS_USAT = 249
ARM_INS_USAT16 = 250
ARM_INS_USAX = 251
ARM_INS_USUB16 = 252
ARM_INS_USUB8 = 253
ARM_INS_UXTAB = 254
ARM_INS_UXTAB16 = 255
ARM_INS_UXTAH = 256
ARM_INS_UXTB = 257
ARM_INS_UXTB16 = 258
ARM_INS_UXTH = 259
ARM_INS_VABAL = 260
ARM_INS_VABA = 261
ARM_INS_VABDL = 262
ARM_INS_VABD = 263
ARM_INS_VABS = 264
ARM_INS_VACGE = 265
ARM_INS_VACGT = 266
ARM_INS_VADD = 267
ARM_INS_VADDHN = 268
ARM_INS_VADDL = 269
ARM_INS_VADDW = 270
ARM_INS_VAND = 271
ARM_INS_VBIC = 272
ARM_INS_VBIF = 273
ARM_INS_VBIT = 274
ARM_INS_VBSL = 275
ARM_INS_VCEQ = 276
ARM_INS_VCGE = 277
ARM_INS_VCGT = 278
ARM_INS_VCLE = 279
ARM_INS_VCLS = 280
ARM_INS_VCLT = 281
ARM_INS_VCLZ = 282
ARM_INS_VCMP = 283
ARM_INS_VCMPE = 284
ARM_INS_VCNT = 285
ARM_INS_VCVTA = 286
ARM_INS_VCVTB = 287
ARM_INS_VCVT = 288
ARM_INS_VCVTM = 289
ARM_INS_VCVTN = 290
ARM_INS_VCVTP = 291
ARM_INS_VCVTT = 292
ARM_INS_VDIV = 293
ARM_INS_VDUP = 294
ARM_INS_VEOR = 295
ARM_INS_VEXT = 296
ARM_INS_VFMA = 297
ARM_INS_VFMS = 298
ARM_INS_VFNMA = 299
ARM_INS_VFNMS = 300
ARM_INS_VHADD = 301
ARM_INS_VHSUB = 302
ARM_INS_VLD1 = 303
ARM_INS_VLD2 = 304
ARM_INS_VLD3 = 305
ARM_INS_VLD4 = 306
ARM_INS_VLDMDB = 307
ARM_INS_VLDMIA = 308
ARM_INS_VLDR = 309
ARM_INS_VMAXNM = 310
ARM_INS_VMAX = 311
ARM_INS_VMINNM = 312
ARM_INS_VMIN = 313
ARM_INS_VMLA = 314
ARM_INS_VMLAL = 315
ARM_INS_VMLS = 316
ARM_INS_VMLSL = 317
ARM_INS_VMOVL = 318
ARM_INS_VMOVN = 319
ARM_INS_VMSR = 320
ARM_INS_VMUL = 321
ARM_INS_VMULL = 322
ARM_INS_VMVN = 323
ARM_INS_VNEG = 324
ARM_INS_VNMLA = 325
ARM_INS_VNMLS = 326
ARM_INS_VNMUL = 327
ARM_INS_VORN = 328
ARM_INS_VORR = 329
ARM_INS_VPADAL = 330
ARM_INS_VPADDL = 331
ARM_INS_VPADD = 332
ARM_INS_VPMAX = 333
ARM_INS_VPMIN = 334
ARM_INS_VQABS = 335
ARM_INS_VQADD = 336
ARM_INS_VQDMLAL = 337
ARM_INS_VQDMLSL = 338
ARM_INS_VQDMULH = 339
ARM_INS_VQDMULL = 340
ARM_INS_VQMOVUN = 341
ARM_INS_VQMOVN = 342
ARM_INS_VQNEG = 343
ARM_INS_VQRDMULH = 344
ARM_INS_VQRSHL = 345
ARM_INS_VQRSHRN = 346
ARM_INS_VQRSHRUN = 347
ARM_INS_VQSHL = 348
ARM_INS_VQSHLU = 349
ARM_INS_VQSHRN = 350
ARM_INS_VQSHRUN = 351
ARM_INS_VQSUB = 352
ARM_INS_VRADDHN = 353
ARM_INS_VRECPE = 354
ARM_INS_VRECPS = 355
ARM_INS_VREV16 = 356
ARM_INS_VREV32 = 357
ARM_INS_VREV64 = 358
ARM_INS_VRHADD = 359
ARM_INS_VRINTA = 360
ARM_INS_VRINTM = 361
ARM_INS_VRINTN = 362
ARM_INS_VRINTP = 363
ARM_INS_VRINTR = 364
ARM_INS_VRINTX = 365
ARM_INS_VRINTZ = 366
ARM_INS_VRSHL = 367
ARM_INS_VRSHRN = 368
ARM_INS_VRSHR = 369
ARM_INS_VRSQRTE = 370
ARM_INS_VRSQRTS = 371
ARM_INS_VRSRA = 372
ARM_INS_VRSUBHN = 373
ARM_INS_VSELEQ = 374
ARM_INS_VSELGE = 375
ARM_INS_VSELGT = 376
ARM_INS_VSELVS = 377
ARM_INS_VSHLL = 378
ARM_INS_VSHL = 379
ARM_INS_VSHRN = 380
ARM_INS_VSHR = 381
ARM_INS_VSLI = 382
ARM_INS_VSQRT = 383
ARM_INS_VSRA = 384
ARM_INS_VSRI = 385
ARM_INS_VST1 = 386
ARM_INS_VST2 = 387
ARM_INS_VST3 = 388
ARM_INS_VST4 = 389
ARM_INS_VSTMDB = 390
ARM_INS_VSTMIA = 391
ARM_INS_VSTR = 392
ARM_INS_VSUB = 393
ARM_INS_VSUBHN = 394
ARM_INS_VSUBL = 395
ARM_INS_VSUBW = 396
ARM_INS_VSWP = 397
ARM_INS_VTBL = 398
ARM_INS_VTBX = 399
ARM_INS_VCVTR = 400
ARM_INS_VTRN = 401
ARM_INS_VTST = 402
ARM_INS_VUZP = 403
ARM_INS_VZIP = 404
ARM_INS_ADDW = 405
ARM_INS_ASR = 406
ARM_INS_DCPS1 = 407
ARM_INS_DCPS2 = 408
ARM_INS_DCPS3 = 409
ARM_INS_IT = 410
ARM_INS_LSL = 411
ARM_INS_LSR = 412
ARM_INS_ASRS = 413
ARM_INS_LSRS = 414
ARM_INS_ORN = 415
ARM_INS_ROR = 416
ARM_INS_RRX = 417
ARM_INS_SUBS = 418
ARM_INS_SUBW = 419
ARM_INS_TBB = 420
ARM_INS_TBH = 421
ARM_INS_CBNZ = 422
ARM_INS_CBZ = 423
ARM_INS_MOVS = 424
ARM_INS_POP = 425
ARM_INS_PUSH = 426
ARM_INS_NOP = 427
ARM_INS_YIELD = 428
ARM_INS_WFE = 429
ARM_INS_WFI = 430
ARM_INS_SEV = 431
ARM_INS_SEVL = 432
ARM_INS_VPUSH = 433
ARM_INS_VPOP = 434
ARM_INS_ENDING = 435
# Group of ARM instructions
ARM_GRP_INVALID = 0
# Generic groups
ARM_GRP_JUMP = 1
# Architecture-specific groups
ARM_GRP_CRYPTO = 128
ARM_GRP_DATABARRIER = 129
ARM_GRP_DIVIDE = 130
ARM_GRP_FPARMV8 = 131
ARM_GRP_MULTPRO = 132
ARM_GRP_NEON = 133
ARM_GRP_T2EXTRACTPACK = 134
ARM_GRP_THUMB2DSP = 135
ARM_GRP_TRUSTZONE = 136
ARM_GRP_V4T = 137
ARM_GRP_V5T = 138
ARM_GRP_V5TE = 139
ARM_GRP_V6 = 140
ARM_GRP_V6T2 = 141
ARM_GRP_V7 = 142
ARM_GRP_V8 = 143
ARM_GRP_VFP2 = 144
ARM_GRP_VFP3 = 145
ARM_GRP_VFP4 = 146
ARM_GRP_ARM = 147
ARM_GRP_MCLASS = 148
ARM_GRP_NOTMCLASS = 149
ARM_GRP_THUMB = 150
ARM_GRP_THUMB1ONLY = 151
ARM_GRP_THUMB2 = 152
ARM_GRP_PREV8 = 153
ARM_GRP_FPVMLX = 154
ARM_GRP_MULOPS = 155
ARM_GRP_CRC = 156
ARM_GRP_DPVFP = 157
ARM_GRP_V6M = 158
ARM_GRP_ENDING = 159
|