This file is indexed.

/usr/share/gEDA/sym/micro/ATmega16L-1.sym is in geda-symbols 1:1.6.2-4.3.

This file is owned by root:root, with mode 0o644.

The actual contents of the file can be viewed below.

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
v 20070626 1
T 3000 8600 8 10 1 1 0 6 1
refdes=U?
T 400 8750 8 10 0 0 0 0 1
device=ATmega16L_DIP
T 400 8950 8 10 0 0 0 0 1
footprint=DIP40
T 400 9150 8 10 0 0 0 0 1
net=GND:20
T 400 9350 8 10 0 0 0 0 1
net=Vcc:40
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=16
T 450 2100 9 8 1 1 0 0 1
pinlabel=PD2 (INT0)
T 450 2100 5 8 0 1 0 2 1
pintype=io
T 100 2100 5 10 0 1 0 0 1
pinseq=16
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=15
T 450 2500 9 8 1 1 0 0 1
pinlabel=PD1 (TXD)
T 450 2500 5 8 0 1 0 2 1
pintype=io
T 100 2500 5 10 0 1 0 0 1
pinseq=15
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=14
T 450 2900 9 8 1 1 0 0 1
pinlabel=PD0 (RXD)
T 450 2900 5 8 0 1 0 2 1
pintype=io
T 100 2900 5 10 0 1 0 0 1
pinseq=14
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=13
T 450 3300 9 8 1 1 0 0 1
pinlabel=XTAL1
T 450 3300 5 8 0 1 0 2 1
pintype=io
T 100 3300 5 10 0 1 0 0 1
pinseq=13
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=12
T 450 3700 9 8 1 1 0 0 1
pinlabel=XTAL2
T 450 3700 5 8 0 1 0 2 1
pintype=io
T 100 3700 5 10 0 1 0 0 1
pinseq=12
}
P 100 4100 400 4100 1 0 0
{
T 450 4100 9 8 1 1 0 0 1
pinlabel=GND
T 450 4100 5 8 0 1 0 2 1
pintype=pwr
T 144 4109 5 10 1 1 0 0 1
pinnumber=11
T 100 4100 5 10 0 1 0 0 1
pinseq=11
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=10
T 450 4500 9 8 1 1 0 0 1
pinlabel=VCC
T 450 4500 5 8 0 1 0 2 1
pintype=pwr
T 100 4500 5 10 0 1 0 0 1
pinseq=10
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=8
T 300 5250 5 8 0 1 0 8 1
pinseq=8
T 450 5300 9 8 1 1 0 0 1
pinlabel=PB7 (SCK)
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=7
T 300 5650 5 8 0 1 0 8 1
pinseq=7
T 450 5700 9 8 1 1 0 0 1
pinlabel=PB6 (MISO)
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=6
T 300 6050 5 8 0 1 0 8 1
pinseq=6
T 450 6100 9 8 1 1 0 0 1
pinlabel=PB5 (MOSI)
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=5
T 300 6450 5 8 0 1 0 8 1
pinseq=5
T 450 6500 9 8 1 1 0 0 1
pinlabel=PB4 (\_SS\_)
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=4
T 450 6900 9 8 1 1 0 0 1
pinlabel=PB3 (OC0/AIN1)
T 450 6900 5 8 0 1 0 2 1
pintype=io
T 100 6900 5 10 0 1 0 0 1
pinseq=4
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=3
T 450 7300 9 8 1 1 0 0 1
pinlabel=PB2 (INT2/AIN0)
T 450 7300 5 8 0 1 0 2 1
pintype=io
T 102 7302 5 10 0 1 0 0 1
pinseq=3
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=2
T 450 7700 9 8 1 1 0 0 1
pinlabel=PB1 (T1)
T 450 7700 5 8 0 1 0 2 1
pintype=io
T 100 7700 5 10 0 1 0 0 1
pinseq=2
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=1
T 450 8100 9 8 1 1 0 0 1
pinlabel=PB0 (XCK/T0)
T 450 8100 5 8 0 1 0 2 1
pintype=io
T 102 8104 5 10 0 1 0 0 1
pinseq=1
}
P 3300 500 3000 500 1 0 0
{
T 3100 550 5 8 1 1 0 0 1
pinnumber=21
T 2950 500 9 8 1 1 0 6 1
pinlabel=(OC2) PD7
T 2950 500 5 8 0 1 0 8 1
pintype=io
T 3300 500 5 10 0 1 0 0 1
pinseq=21
}
P 3300 900 3000 900 1 0 0
{
T 3100 950 5 8 1 1 0 0 1
pinnumber=22
T 2950 900 9 8 1 1 0 6 1
pinlabel=(SCL) PC0
T 2950 900 5 8 0 1 0 8 1
pintype=io
T 3300 900 5 10 0 1 0 0 1
pinseq=22
}
P 3300 1300 3000 1300 1 0 0
{
T 3100 1350 5 8 1 1 0 0 1
pinnumber=23
T 2950 1300 9 8 1 1 0 6 1
pinlabel=(SDA) PC1
T 2950 1300 5 8 0 1 0 8 1
pintype=io
T 3300 1300 5 10 0 1 0 0 1
pinseq=23
}
P 3300 5300 3000 5300 1 0 0
{
T 3100 5350 5 8 1 1 0 0 1
pinnumber=33
T 2950 5300 9 8 1 1 0 6 1
pinlabel=(AD7) PA7
T 2950 5300 5 8 0 1 0 8 1
pintype=io
T 3300 5300 5 10 0 1 0 0 1
pinseq=33
}
P 3300 5700 3000 5700 1 0 0
{
T 3100 5750 5 8 1 1 0 0 1
pinnumber=34
T 2950 5700 9 8 1 1 0 6 1
pinlabel=(AD6) PA6
T 2950 5700 5 8 0 1 0 8 1
pintype=io
T 3300 5700 5 10 0 1 0 0 1
pinseq=34
}
P 3300 6100 3000 6100 1 0 0
{
T 3100 6150 5 8 1 1 0 0 1
pinnumber=35
T 2950 6100 9 8 1 1 0 6 1
pinlabel=(AD5) PA5
T 2950 6100 5 8 0 1 0 8 1
pintype=io
T 3300 6100 5 10 0 1 0 0 1
pinseq=35
}
P 3300 6500 3000 6500 1 0 0
{
T 3100 6550 5 8 1 1 0 0 1
pinnumber=36
T 2950 6500 9 8 1 1 0 6 1
pinlabel=(AD4) PA4
T 2950 6500 5 8 0 1 0 8 1
pintype=io
T 3300 6500 5 10 0 1 0 0 1
pinseq=36
}
P 3300 6900 3000 6900 1 0 0
{
T 3100 6950 5 8 1 1 0 0 1
pinnumber=37
T 2950 6900 9 8 1 1 0 6 1
pinlabel=(AD3) PA3
T 2950 6900 5 8 0 1 0 8 1
pintype=io
T 3300 6900 5 10 0 1 0 0 1
pinseq=37
}
P 3300 7300 3000 7300 1 0 0
{
T 3100 7350 5 8 1 1 0 0 1
pinnumber=38
T 2950 7300 9 8 1 1 0 6 1
pinlabel=(AD2) PA2
T 2950 7300 5 8 0 1 0 8 1
pintype=io
T 3300 7300 5 10 0 1 0 0 1
pinseq=38
}
P 3300 7700 3000 7700 1 0 0
{
T 3100 7750 5 8 1 1 0 0 1
pinnumber=39
T 2950 7700 9 8 1 1 0 6 1
pinlabel=(AD1) PA1
T 2950 7700 5 8 0 1 0 8 1
pintype=io
T 3300 7700 5 10 0 1 0 0 1
pinseq=39
}
P 3300 8100 3000 8100 1 0 0
{
T 3100 8150 5 8 1 1 0 0 1
pinnumber=40
T 2950 8100 9 8 1 1 0 6 1
pinlabel=(AD0) PA0
T 2950 8100 5 8 0 1 0 8 1
pintype=io
T 3300 8100 5 10 0 1 0 0 1
pinseq=40
}
B 400 100 2600 8400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 9550 8 10 0 0 0 0 1
description=8-bit RISC micro controller (Atmel)
T 400 9750 8 10 0 0 0 0 1
numslots=0
T 400 9950 8 10 0 0 0 0 1
author=Werner Hoch <werner.hoATgmx.de>
T 400 8550 9 10 1 0 0 0 1
ATmega16L
P 100 4900 300 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=9
T 450 4900 9 8 1 1 0 0 1
pinlabel=\_RESET\_
T 450 4900 5 8 0 1 0 2 1
pintype=in
T 100 4900 5 10 0 1 0 0 1
pinseq=9
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=17
T 450 1700 9 8 1 1 0 0 1
pinlabel=PD3 (INT1)
T 450 1700 5 8 0 1 0 2 1
pintype=io
T 100 1700 5 10 0 1 0 0 1
pinseq=17
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=18
T 450 1300 9 8 1 1 0 0 1
pinlabel=PD4 (OC1B)
T 450 1300 5 8 0 1 0 2 1
pintype=io
T 100 1300 5 10 0 1 0 0 1
pinseq=18
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=19
T 450 900 9 8 1 1 0 0 1
pinlabel=PD5 (OC1A)
T 450 900 5 8 0 1 0 2 1
pintype=io
T 100 900 5 10 0 1 0 0 1
pinseq=19
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=20
T 450 500 9 8 1 1 0 0 1
pinlabel=PD6 (ICP)
T 450 500 5 8 0 1 0 2 1
pintype=io
T 100 500 5 10 0 1 0 0 1
pinseq=20
}
P 3300 1700 3000 1700 1 0 0
{
T 3100 1750 5 8 1 1 0 0 1
pinnumber=24
T 2950 1700 9 8 1 1 0 6 1
pinlabel=(TCK) PC2
T 2950 1700 5 8 0 1 0 8 1
pintype=io
T 3300 1700 5 10 0 1 0 0 1
pinseq=24
}
P 3300 2100 3000 2100 1 0 0
{
T 3100 2150 5 8 1 1 0 0 1
pinnumber=25
T 2950 2100 9 8 1 1 0 6 1
pinlabel=(TMS) PC3
T 2950 2100 5 8 0 1 0 8 1
pintype=io
T 3300 2100 5 10 0 1 0 0 1
pinseq=25
}
P 3300 2500 3000 2500 1 0 0
{
T 3100 2550 5 8 1 1 0 0 1
pinnumber=26
T 2950 2500 9 8 1 1 0 6 1
pinlabel=(TDO) PC4
T 2950 2500 5 8 0 1 0 8 1
pintype=io
T 3300 2500 5 10 0 1 0 0 1
pinseq=26
}
P 3300 2900 3000 2900 1 0 0
{
T 3100 2950 5 8 1 1 0 0 1
pinnumber=27
T 2950 2900 9 8 1 1 0 6 1
pinlabel=(TDI) PC5
T 2950 2900 5 8 0 1 0 8 1
pintype=io
T 3300 2900 5 10 0 1 0 0 1
pinseq=27
}
P 3300 3300 3000 3300 1 0 0
{
T 3100 3350 5 8 1 1 0 0 1
pinnumber=28
T 2950 3300 9 8 1 1 0 6 1
pinlabel=(TOSC1) PC6
T 2950 3300 5 8 0 1 0 8 1
pintype=io
T 3300 3300 5 10 0 1 0 0 1
pinseq=28
}
P 3300 3700 3000 3700 1 0 0
{
T 3100 3750 5 8 1 1 0 0 1
pinnumber=29
T 2950 3700 9 8 1 1 0 6 1
pinlabel=(TOSC2) PC7
T 2950 3700 5 8 0 1 0 8 1
pintype=io
T 3300 3700 5 10 0 1 0 0 1
pinseq=29
}
P 3300 4100 3000 4100 1 0 0
{
T 3100 4150 5 8 1 1 0 0 1
pinnumber=30
T 2950 4100 9 8 1 1 0 6 1
pinlabel=AVCC
T 2950 4100 5 8 0 1 0 8 1
pintype=pwr
T 3300 4100 5 10 0 1 0 0 1
pinseq=30
}
P 3300 4500 3000 4500 1 0 0
{
T 3100 4550 5 8 1 1 0 0 1
pinnumber=31
T 2950 4500 9 8 1 1 0 6 1
pinlabel=GND
T 2950 4500 5 8 0 1 0 8 1
pintype=pwr
T 3300 4500 5 10 0 1 0 0 1
pinseq=31
}
P 3300 4900 3000 4900 1 0 0
{
T 3100 4950 5 8 1 1 0 0 1
pinnumber=32
T 2950 4900 9 8 1 1 0 6 1
pinlabel=AREF
T 2950 4900 5 8 0 1 0 8 1
pintype=in
T 3300 4900 5 10 0 1 0 0 1
pinseq=32
}
T 400 10150 8 10 0 0 0 0 1
symversion=2.0
T 400 10350 8 10 0 0 0 0 1
documentation=http://www.atmel.com/dyn/resources/prod_documents/doc2466.pdf
V 350 4900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1