/usr/share/gEDA/sym/verilog/nand9-2.sym is in geda-symbols 1:1.6.2-4.3.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 | v 20031231 1
L 300 1200 600 1200 3 0 0 0 -1 -1
L 300 600 600 600 3 0 0 0 -1 -1
A 40 900 400 312 97 3 0 0 0 -1 -1
A 600 1000 400 270 76 3 0 0 0 -1 -1
A 600 800 400 14 76 3 0 0 0 -1 -1
L 300 1200 300 1800 3 0 0 0 -1 -1
L 300 600 300 0 3 0 0 0 -1 -1
P 1000 900 1300 900 1 0 1
{
T 1000 900 5 8 0 0 0 0 1
pinnumber=OUT
T 1000 900 5 8 0 0 0 0 1
pinseq=1
}
V 250 100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=IN0
T 300 100 5 8 0 0 0 0 1
pinseq=2
}
V 250 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=IN1
T 300 300 5 8 0 0 0 0 1
pinseq=3
}
V 250 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=IN2
T 300 500 5 8 0 0 0 0 1
pinseq=4
}
V 250 700 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 700 0 700 1 0 1
{
T 300 700 5 8 0 0 0 0 1
pinnumber=IN3
T 300 700 5 8 0 0 0 0 1
pinseq=5
}
V 250 900 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 900 0 900 1 0 1
{
T 300 900 5 8 0 0 0 0 1
pinnumber=IN4
T 300 900 5 8 0 0 0 0 1
pinseq=6
}
V 250 1100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 1100 0 1100 1 0 1
{
T 300 1100 5 8 0 0 0 0 1
pinnumber=IN5
T 300 1100 5 8 0 0 0 0 1
pinseq=7
}
V 250 1300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 1300 0 1300 1 0 1
{
T 300 1300 5 8 0 0 0 0 1
pinnumber=IN6
T 300 1300 5 8 0 0 0 0 1
pinseq=8
}
V 250 1500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 1500 0 1500 1 0 1
{
T 300 1500 5 8 0 0 0 0 1
pinnumber=IN7
T 300 1500 5 8 0 0 0 0 1
pinseq=9
}
V 250 1700 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 200 1700 0 1700 1 0 1
{
T 300 1700 5 8 0 0 0 0 1
pinnumber=IN8
T 300 1700 5 8 0 0 0 0 1
pinseq=10
}
T 400 500 5 10 1 1 0 2 1
refdes=U?
T 400 100 5 8 0 0 0 0 1
device=nand
T 400 200 5 8 0 0 0 0 1
VERILOG_PORTS=POSITIONAL
|