/usr/lib/gcc-cross/aarch64-linux-gnu/7/plugin/include/insn-flags.h is in gcc-7-plugin-dev-aarch64-linux-gnu 7.3.0-16ubuntu3cross1.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 5396 5397 5398 5399 5400 5401 5402 5403 5404 5405 5406 5407 5408 5409 5410 5411 5412 5413 5414 5415 5416 5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433 5434 5435 5436 5437 5438 5439 5440 5441 5442 5443 5444 5445 5446 5447 5448 5449 5450 5451 5452 5453 5454 5455 5456 5457 5458 5459 5460 5461 5462 5463 5464 5465 5466 5467 5468 5469 5470 5471 5472 5473 5474 5475 5476 5477 5478 5479 5480 5481 5482 5483 5484 5485 5486 5487 5488 5489 5490 5491 5492 5493 5494 5495 5496 5497 5498 5499 5500 5501 5502 5503 5504 5505 5506 5507 5508 5509 5510 5511 5512 5513 5514 5515 5516 5517 5518 5519 5520 5521 5522 5523 5524 5525 5526 5527 5528 5529 5530 5531 5532 5533 5534 5535 5536 5537 5538 5539 5540 5541 5542 5543 5544 5545 5546 5547 5548 5549 5550 5551 5552 5553 5554 5555 5556 5557 5558 5559 5560 5561 5562 5563 5564 5565 5566 5567 5568 5569 5570 5571 5572 5573 5574 5575 5576 5577 5578 5579 5580 5581 5582 5583 5584 5585 5586 5587 5588 5589 5590 5591 5592 5593 5594 5595 5596 5597 5598 5599 5600 5601 5602 5603 5604 5605 5606 5607 5608 5609 5610 5611 5612 5613 5614 5615 5616 5617 5618 5619 5620 5621 5622 5623 5624 5625 5626 5627 5628 5629 5630 5631 5632 5633 5634 5635 5636 5637 5638 5639 5640 5641 5642 5643 5644 5645 5646 5647 5648 5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659 5660 5661 5662 5663 5664 5665 5666 5667 5668 5669 5670 5671 5672 5673 5674 5675 5676 5677 5678 5679 5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691 5692 5693 5694 5695 5696 5697 5698 5699 5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710 5711 5712 5713 5714 5715 5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735 5736 5737 5738 5739 5740 5741 5742 5743 5744 5745 5746 5747 5748 5749 5750 5751 5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765 5766 5767 5768 5769 5770 5771 5772 5773 5774 5775 5776 5777 5778 5779 5780 5781 5782 5783 5784 5785 5786 5787 5788 5789 5790 5791 5792 5793 5794 5795 5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807 5808 5809 5810 5811 5812 5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823 5824 5825 5826 5827 5828 5829 5830 5831 5832 5833 5834 5835 5836 5837 5838 5839 5840 5841 5842 5843 5844 5845 5846 5847 5848 5849 5850 5851 5852 5853 5854 5855 5856 5857 5858 5859 5860 5861 5862 5863 5864 5865 5866 5867 5868 5869 5870 5871 5872 5873 5874 5875 5876 5877 5878 5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932 5933 5934 5935 5936 5937 5938 5939 5940 5941 5942 5943 5944 5945 5946 5947 5948 5949 5950 5951 5952 5953 5954 5955 5956 5957 5958 5959 5960 5961 5962 5963 5964 5965 5966 5967 5968 5969 5970 5971 5972 5973 5974 5975 5976 5977 5978 5979 5980 5981 5982 5983 5984 5985 5986 5987 5988 5989 5990 5991 5992 5993 5994 5995 5996 5997 5998 5999 6000 6001 6002 6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013 6014 6015 6016 6017 6018 6019 6020 6021 6022 6023 6024 6025 6026 6027 6028 6029 6030 6031 6032 6033 6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044 6045 6046 6047 6048 6049 6050 6051 6052 6053 6054 6055 6056 6057 6058 6059 6060 6061 6062 6063 6064 6065 6066 6067 6068 6069 6070 6071 6072 6073 6074 6075 6076 6077 6078 6079 6080 6081 6082 6083 6084 6085 6086 6087 6088 6089 6090 6091 6092 6093 6094 6095 6096 6097 6098 6099 6100 6101 6102 6103 6104 6105 6106 6107 6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121 6122 6123 6124 6125 6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161 6162 6163 6164 6165 6166 6167 6168 6169 6170 6171 6172 6173 6174 6175 6176 6177 6178 6179 6180 6181 6182 6183 6184 6185 6186 6187 6188 6189 6190 6191 6192 6193 6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213 6214 6215 6216 6217 6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6229 6230 6231 6232 6233 6234 6235 6236 6237 6238 6239 6240 6241 6242 6243 6244 6245 6246 6247 6248 6249 6250 6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265 6266 6267 6268 6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293 6294 6295 6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307 6308 6309 6310 6311 6312 6313 6314 6315 6316 6317 6318 6319 6320 6321 6322 6323 6324 6325 6326 6327 6328 6329 6330 6331 6332 6333 6334 6335 6336 6337 6338 6339 6340 6341 6342 6343 6344 6345 6346 6347 6348 6349 6350 6351 6352 6353 6354 6355 6356 6357 6358 6359 6360 6361 6362 6363 6364 6365 6366 6367 6368 6369 6370 6371 6372 6373 6374 6375 6376 6377 6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389 6390 6391 6392 6393 6394 6395 6396 6397 6398 6399 6400 6401 6402 6403 6404 6405 6406 6407 6408 6409 6410 6411 6412 6413 6414 6415 6416 6417 6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428 6429 6430 6431 6432 6433 6434 6435 6436 6437 6438 6439 6440 6441 6442 6443 6444 6445 6446 6447 6448 6449 6450 6451 6452 6453 6454 6455 6456 6457 6458 6459 6460 6461 6462 6463 6464 6465 6466 6467 6468 6469 6470 6471 6472 6473 6474 6475 6476 6477 6478 6479 6480 6481 6482 6483 6484 6485 6486 6487 6488 6489 6490 6491 6492 6493 6494 6495 6496 6497 6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6510 6511 6512 6513 6514 6515 6516 6517 6518 6519 6520 6521 6522 6523 6524 6525 6526 6527 6528 6529 6530 6531 6532 6533 6534 6535 6536 6537 6538 6539 6540 6541 6542 6543 6544 6545 6546 6547 6548 6549 6550 6551 6552 6553 6554 6555 6556 6557 6558 6559 6560 6561 6562 6563 6564 6565 6566 6567 6568 6569 6570 6571 6572 6573 6574 6575 6576 6577 6578 6579 6580 6581 6582 6583 6584 6585 6586 6587 6588 6589 6590 6591 6592 6593 6594 6595 6596 6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608 6609 6610 6611 6612 6613 6614 6615 6616 6617 6618 6619 6620 6621 6622 6623 6624 6625 6626 6627 6628 6629 6630 6631 6632 6633 6634 6635 6636 6637 6638 6639 6640 6641 6642 6643 6644 6645 6646 6647 6648 6649 6650 6651 6652 6653 6654 6655 6656 6657 6658 6659 6660 6661 6662 6663 6664 6665 6666 6667 6668 6669 6670 6671 6672 6673 6674 6675 6676 6677 6678 6679 6680 6681 6682 6683 6684 6685 6686 6687 6688 6689 6690 6691 6692 6693 6694 6695 6696 6697 6698 6699 6700 6701 6702 6703 6704 6705 6706 6707 6708 6709 6710 6711 6712 6713 6714 6715 6716 6717 6718 6719 6720 6721 6722 6723 6724 6725 6726 6727 6728 6729 6730 6731 6732 6733 6734 6735 6736 6737 6738 6739 6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751 6752 6753 6754 6755 6756 6757 6758 6759 6760 6761 6762 6763 6764 6765 6766 6767 6768 6769 6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6780 6781 6782 6783 6784 6785 6786 6787 6788 6789 6790 6791 6792 6793 6794 6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808 6809 6810 6811 6812 6813 6814 6815 6816 6817 6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6829 6830 6831 6832 6833 6834 6835 6836 6837 6838 6839 6840 6841 6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861 6862 6863 6864 6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876 6877 6878 6879 6880 6881 6882 6883 6884 6885 6886 6887 6888 6889 6890 6891 6892 6893 6894 6895 6896 6897 6898 6899 6900 6901 6902 6903 6904 6905 6906 6907 6908 6909 6910 6911 6912 6913 6914 6915 6916 6917 6918 6919 6920 6921 6922 6923 6924 6925 6926 6927 6928 6929 6930 6931 6932 6933 6934 6935 6936 6937 6938 6939 6940 6941 6942 6943 6944 6945 6946 6947 6948 6949 6950 6951 6952 6953 6954 6955 6956 6957 6958 6959 6960 6961 6962 6963 6964 6965 6966 6967 6968 6969 6970 6971 6972 6973 6974 6975 6976 6977 6978 6979 6980 6981 6982 6983 6984 6985 6986 6987 6988 6989 6990 6991 6992 6993 6994 6995 6996 6997 6998 6999 7000 7001 7002 7003 7004 7005 7006 7007 7008 7009 7010 7011 7012 7013 7014 7015 7016 7017 7018 7019 7020 7021 7022 | /* Generated automatically by the program `genflags'
from the machine description file `md'. */
#ifndef GCC_INSN_FLAGS_H
#define GCC_INSN_FLAGS_H
#define HAVE_indirect_jump 1
#define HAVE_jump 1
#define HAVE_ccmpsi 1
#define HAVE_ccmpdi 1
#define HAVE_fccmpsf (TARGET_FLOAT)
#define HAVE_fccmpdf (TARGET_FLOAT)
#define HAVE_fccmpesf (TARGET_FLOAT)
#define HAVE_fccmpedf (TARGET_FLOAT)
#define HAVE_condjump 1
#define HAVE_casesi_dispatch 1
#define HAVE_nop 1
#define HAVE_prefetch 1
#define HAVE_trap 1
#define HAVE_simple_return 1
#define HAVE_insv_immsi (UINTVAL (operands[1]) < GET_MODE_BITSIZE (SImode) \
&& UINTVAL (operands[1]) % 16 == 0)
#define HAVE_insv_immdi (UINTVAL (operands[1]) < GET_MODE_BITSIZE (DImode) \
&& UINTVAL (operands[1]) % 16 == 0)
#define HAVE_load_pairsi (rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (SImode))))
#define HAVE_load_pairdi (rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (DImode))))
#define HAVE_store_pairsi (rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (SImode))))
#define HAVE_store_pairdi (rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (DImode))))
#define HAVE_load_pairsf (rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (SFmode))))
#define HAVE_load_pairdf (rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (DFmode))))
#define HAVE_store_pairsf (rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (SFmode))))
#define HAVE_store_pairdf (rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (DFmode))))
#define HAVE_loadwb_pairsi_si ((INTVAL (operands[5]) == GET_MODE_SIZE (SImode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_loadwb_pairsi_di ((INTVAL (operands[5]) == GET_MODE_SIZE (SImode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_loadwb_pairdi_si ((INTVAL (operands[5]) == GET_MODE_SIZE (DImode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_loadwb_pairdi_di ((INTVAL (operands[5]) == GET_MODE_SIZE (DImode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_loadwb_pairsf_si ((INTVAL (operands[5]) == GET_MODE_SIZE (SFmode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_loadwb_pairsf_di ((INTVAL (operands[5]) == GET_MODE_SIZE (SFmode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_loadwb_pairdf_si ((INTVAL (operands[5]) == GET_MODE_SIZE (DFmode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_loadwb_pairdf_di ((INTVAL (operands[5]) == GET_MODE_SIZE (DFmode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_storewb_pairsi_si ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (SImode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_storewb_pairsi_di ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (SImode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_storewb_pairdi_si ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (DImode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_storewb_pairdi_di ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (DImode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_storewb_pairsf_si ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (SFmode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_storewb_pairsf_di ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (SFmode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_storewb_pairdf_si ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (DFmode)) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_storewb_pairdf_di ((INTVAL (operands[5]) == INTVAL (operands[4]) + GET_MODE_SIZE (DFmode)) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_addsi3_compare0 1
#define HAVE_adddi3_compare0 1
#define HAVE_addsi3_compareC 1
#define HAVE_adddi3_compareC 1
#define HAVE_subsi3 1
#define HAVE_subdi3 1
#define HAVE_subsi3_compare1 1
#define HAVE_subdi3_compare1 1
#define HAVE_subsi3_compare1_imm (INTVAL (operands[3]) == -INTVAL (operands[2]))
#define HAVE_subdi3_compare1_imm (INTVAL (operands[3]) == -INTVAL (operands[2]))
#define HAVE_negsi2 1
#define HAVE_negdi2 1
#define HAVE_negsi2_compare0 1
#define HAVE_negdi2_compare0 1
#define HAVE_mulsi3 1
#define HAVE_muldi3 1
#define HAVE_maddsi 1
#define HAVE_madddi 1
#define HAVE_mulsidi3 1
#define HAVE_umulsidi3 1
#define HAVE_maddsidi4 1
#define HAVE_umaddsidi4 1
#define HAVE_msubsidi4 1
#define HAVE_umsubsidi4 1
#define HAVE_smuldi3_highpart 1
#define HAVE_umuldi3_highpart 1
#define HAVE_divsi3 1
#define HAVE_udivsi3 1
#define HAVE_divdi3 1
#define HAVE_udivdi3 1
#define HAVE_cmpsi 1
#define HAVE_cmpdi 1
#define HAVE_fcmpsf (TARGET_FLOAT)
#define HAVE_fcmpdf (TARGET_FLOAT)
#define HAVE_fcmpesf (TARGET_FLOAT)
#define HAVE_fcmpedf (TARGET_FLOAT)
#define HAVE_aarch64_cstoreqi 1
#define HAVE_aarch64_cstorehi 1
#define HAVE_aarch64_cstoresi 1
#define HAVE_aarch64_cstoredi 1
#define HAVE_cstoreqi_neg 1
#define HAVE_cstorehi_neg 1
#define HAVE_cstoresi_neg 1
#define HAVE_cstoredi_neg 1
#define HAVE_aarch64_crc32b (TARGET_CRC32)
#define HAVE_aarch64_crc32h (TARGET_CRC32)
#define HAVE_aarch64_crc32w (TARGET_CRC32)
#define HAVE_aarch64_crc32x (TARGET_CRC32)
#define HAVE_aarch64_crc32cb (TARGET_CRC32)
#define HAVE_aarch64_crc32ch (TARGET_CRC32)
#define HAVE_aarch64_crc32cw (TARGET_CRC32)
#define HAVE_aarch64_crc32cx (TARGET_CRC32)
#define HAVE_csinc3si_insn 1
#define HAVE_csinc3di_insn 1
#define HAVE_csneg3_uxtw_insn 1
#define HAVE_csneg3si_insn 1
#define HAVE_csneg3di_insn 1
#define HAVE_andsi3 1
#define HAVE_iorsi3 1
#define HAVE_xorsi3 1
#define HAVE_anddi3 1
#define HAVE_iordi3 1
#define HAVE_xordi3 1
#define HAVE_one_cmplsi2 1
#define HAVE_one_cmpldi2 1
#define HAVE_and_one_cmpl_ashlsi3 1
#define HAVE_and_one_cmpl_ashrsi3 1
#define HAVE_and_one_cmpl_lshrsi3 1
#define HAVE_and_one_cmpl_rotrsi3 1
#define HAVE_ior_one_cmpl_ashlsi3 1
#define HAVE_ior_one_cmpl_ashrsi3 1
#define HAVE_ior_one_cmpl_lshrsi3 1
#define HAVE_ior_one_cmpl_rotrsi3 1
#define HAVE_xor_one_cmpl_ashlsi3 1
#define HAVE_xor_one_cmpl_ashrsi3 1
#define HAVE_xor_one_cmpl_lshrsi3 1
#define HAVE_xor_one_cmpl_rotrsi3 1
#define HAVE_and_one_cmpl_ashldi3 1
#define HAVE_and_one_cmpl_ashrdi3 1
#define HAVE_and_one_cmpl_lshrdi3 1
#define HAVE_and_one_cmpl_rotrdi3 1
#define HAVE_ior_one_cmpl_ashldi3 1
#define HAVE_ior_one_cmpl_ashrdi3 1
#define HAVE_ior_one_cmpl_lshrdi3 1
#define HAVE_ior_one_cmpl_rotrdi3 1
#define HAVE_xor_one_cmpl_ashldi3 1
#define HAVE_xor_one_cmpl_ashrdi3 1
#define HAVE_xor_one_cmpl_lshrdi3 1
#define HAVE_xor_one_cmpl_rotrdi3 1
#define HAVE_clzsi2 1
#define HAVE_clzdi2 1
#define HAVE_clrsbsi2 1
#define HAVE_clrsbdi2 1
#define HAVE_rbitsi2 1
#define HAVE_rbitdi2 1
#define HAVE_ctzsi2 1
#define HAVE_ctzdi2 1
#define HAVE_bswapsi2 1
#define HAVE_bswapdi2 1
#define HAVE_bswaphi2 1
#define HAVE_rev16si2 (aarch_rev16_shleft_mask_imm_p (operands[3], SImode) \
&& aarch_rev16_shright_mask_imm_p (operands[2], SImode))
#define HAVE_rev16di2 (aarch_rev16_shleft_mask_imm_p (operands[3], DImode) \
&& aarch_rev16_shright_mask_imm_p (operands[2], DImode))
#define HAVE_rev16si2_alt (aarch_rev16_shleft_mask_imm_p (operands[3], SImode) \
&& aarch_rev16_shright_mask_imm_p (operands[2], SImode))
#define HAVE_rev16di2_alt (aarch_rev16_shleft_mask_imm_p (operands[3], DImode) \
&& aarch_rev16_shright_mask_imm_p (operands[2], DImode))
#define HAVE_btrunchf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_ceilhf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_floorhf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_frintnhf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_nearbyinthf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_rinthf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_roundhf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_btruncsf2 (TARGET_FLOAT)
#define HAVE_ceilsf2 (TARGET_FLOAT)
#define HAVE_floorsf2 (TARGET_FLOAT)
#define HAVE_frintnsf2 (TARGET_FLOAT)
#define HAVE_nearbyintsf2 (TARGET_FLOAT)
#define HAVE_rintsf2 (TARGET_FLOAT)
#define HAVE_roundsf2 (TARGET_FLOAT)
#define HAVE_btruncdf2 (TARGET_FLOAT)
#define HAVE_ceildf2 (TARGET_FLOAT)
#define HAVE_floordf2 (TARGET_FLOAT)
#define HAVE_frintndf2 (TARGET_FLOAT)
#define HAVE_nearbyintdf2 (TARGET_FLOAT)
#define HAVE_rintdf2 (TARGET_FLOAT)
#define HAVE_rounddf2 (TARGET_FLOAT)
#define HAVE_lbtrunchfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lceilhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lfloorhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lroundhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lfrintnhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lbtruncuhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lceiluhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lflooruhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lrounduhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lfrintnuhfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lbtrunchfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lceilhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lfloorhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lroundhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lfrintnhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lbtruncuhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lceiluhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lflooruhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lrounduhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lfrintnuhfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_lbtruncsfsi2 (TARGET_FLOAT)
#define HAVE_lceilsfsi2 (TARGET_FLOAT)
#define HAVE_lfloorsfsi2 (TARGET_FLOAT)
#define HAVE_lroundsfsi2 (TARGET_FLOAT)
#define HAVE_lfrintnsfsi2 (TARGET_FLOAT)
#define HAVE_lbtruncusfsi2 (TARGET_FLOAT)
#define HAVE_lceilusfsi2 (TARGET_FLOAT)
#define HAVE_lfloorusfsi2 (TARGET_FLOAT)
#define HAVE_lroundusfsi2 (TARGET_FLOAT)
#define HAVE_lfrintnusfsi2 (TARGET_FLOAT)
#define HAVE_lbtruncsfdi2 (TARGET_FLOAT)
#define HAVE_lceilsfdi2 (TARGET_FLOAT)
#define HAVE_lfloorsfdi2 (TARGET_FLOAT)
#define HAVE_lroundsfdi2 (TARGET_FLOAT)
#define HAVE_lfrintnsfdi2 (TARGET_FLOAT)
#define HAVE_lbtruncusfdi2 (TARGET_FLOAT)
#define HAVE_lceilusfdi2 (TARGET_FLOAT)
#define HAVE_lfloorusfdi2 (TARGET_FLOAT)
#define HAVE_lroundusfdi2 (TARGET_FLOAT)
#define HAVE_lfrintnusfdi2 (TARGET_FLOAT)
#define HAVE_lbtruncdfsi2 (TARGET_FLOAT)
#define HAVE_lceildfsi2 (TARGET_FLOAT)
#define HAVE_lfloordfsi2 (TARGET_FLOAT)
#define HAVE_lrounddfsi2 (TARGET_FLOAT)
#define HAVE_lfrintndfsi2 (TARGET_FLOAT)
#define HAVE_lbtruncudfsi2 (TARGET_FLOAT)
#define HAVE_lceiludfsi2 (TARGET_FLOAT)
#define HAVE_lfloorudfsi2 (TARGET_FLOAT)
#define HAVE_lroundudfsi2 (TARGET_FLOAT)
#define HAVE_lfrintnudfsi2 (TARGET_FLOAT)
#define HAVE_lbtruncdfdi2 (TARGET_FLOAT)
#define HAVE_lceildfdi2 (TARGET_FLOAT)
#define HAVE_lfloordfdi2 (TARGET_FLOAT)
#define HAVE_lrounddfdi2 (TARGET_FLOAT)
#define HAVE_lfrintndfdi2 (TARGET_FLOAT)
#define HAVE_lbtruncudfdi2 (TARGET_FLOAT)
#define HAVE_lceiludfdi2 (TARGET_FLOAT)
#define HAVE_lfloorudfdi2 (TARGET_FLOAT)
#define HAVE_lroundudfdi2 (TARGET_FLOAT)
#define HAVE_lfrintnudfdi2 (TARGET_FLOAT)
#define HAVE_fmahf4 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fmasf4 (TARGET_FLOAT)
#define HAVE_fmadf4 (TARGET_FLOAT)
#define HAVE_fnmahf4 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fnmasf4 (TARGET_FLOAT)
#define HAVE_fnmadf4 (TARGET_FLOAT)
#define HAVE_fmssf4 (TARGET_FLOAT)
#define HAVE_fmsdf4 (TARGET_FLOAT)
#define HAVE_fnmssf4 (TARGET_FLOAT)
#define HAVE_fnmsdf4 (TARGET_FLOAT)
#define HAVE_extendsfdf2 (TARGET_FLOAT)
#define HAVE_extendhfsf2 (TARGET_FLOAT)
#define HAVE_extendhfdf2 (TARGET_FLOAT)
#define HAVE_truncdfsf2 (TARGET_FLOAT)
#define HAVE_truncsfhf2 (TARGET_FLOAT)
#define HAVE_truncdfhf2 (TARGET_FLOAT)
#define HAVE_fix_trunchfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fixuns_trunchfsi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fix_trunchfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fixuns_trunchfdi2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fix_truncsfsi2 (TARGET_FLOAT)
#define HAVE_fixuns_truncsfsi2 (TARGET_FLOAT)
#define HAVE_fix_truncsfdi2 (TARGET_FLOAT)
#define HAVE_fixuns_truncsfdi2 (TARGET_FLOAT)
#define HAVE_fix_truncdfsi2 (TARGET_FLOAT)
#define HAVE_fixuns_truncdfsi2 (TARGET_FLOAT)
#define HAVE_fix_truncdfdi2 (TARGET_FLOAT)
#define HAVE_fixuns_truncdfdi2 (TARGET_FLOAT)
#define HAVE_floatsisf2 (TARGET_FLOAT)
#define HAVE_floatunssisf2 (TARGET_FLOAT)
#define HAVE_floatdidf2 (TARGET_FLOAT)
#define HAVE_floatunsdidf2 (TARGET_FLOAT)
#define HAVE_floatdisf2 (TARGET_FLOAT)
#define HAVE_floatunsdisf2 (TARGET_FLOAT)
#define HAVE_floatsidf2 (TARGET_FLOAT)
#define HAVE_floatunssidf2 (TARGET_FLOAT)
#define HAVE_aarch64_fp16_floatsihf2 (TARGET_FP_F16INST)
#define HAVE_aarch64_fp16_floatunssihf2 (TARGET_FP_F16INST)
#define HAVE_aarch64_fp16_floatdihf2 (TARGET_FP_F16INST)
#define HAVE_aarch64_fp16_floatunsdihf2 (TARGET_FP_F16INST)
#define HAVE_fcvtzssf3 1
#define HAVE_fcvtzusf3 1
#define HAVE_fcvtzsdf3 1
#define HAVE_fcvtzudf3 1
#define HAVE_scvtfsi3 1
#define HAVE_ucvtfsi3 1
#define HAVE_scvtfdi3 1
#define HAVE_ucvtfdi3 1
#define HAVE_fcvtzshfsi3 (TARGET_FP_F16INST)
#define HAVE_fcvtzuhfsi3 (TARGET_FP_F16INST)
#define HAVE_fcvtzshfdi3 (TARGET_FP_F16INST)
#define HAVE_fcvtzuhfdi3 (TARGET_FP_F16INST)
#define HAVE_scvtfsihf3 (TARGET_FP_F16INST)
#define HAVE_ucvtfsihf3 (TARGET_FP_F16INST)
#define HAVE_scvtfdihf3 (TARGET_FP_F16INST)
#define HAVE_ucvtfdihf3 (TARGET_FP_F16INST)
#define HAVE_fcvtzshf3 (TARGET_SIMD)
#define HAVE_fcvtzuhf3 (TARGET_SIMD)
#define HAVE_scvtfhi3 (TARGET_SIMD)
#define HAVE_ucvtfhi3 (TARGET_SIMD)
#define HAVE_addhf3 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_addsf3 (TARGET_FLOAT)
#define HAVE_adddf3 (TARGET_FLOAT)
#define HAVE_subhf3 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_subsf3 (TARGET_FLOAT)
#define HAVE_subdf3 (TARGET_FLOAT)
#define HAVE_mulhf3 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_mulsf3 (TARGET_FLOAT)
#define HAVE_muldf3 (TARGET_FLOAT)
#define HAVE_neghf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_negsf2 (TARGET_FLOAT)
#define HAVE_negdf2 (TARGET_FLOAT)
#define HAVE_abshf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_abssf2 (TARGET_FLOAT)
#define HAVE_absdf2 (TARGET_FLOAT)
#define HAVE_smaxsf3 (TARGET_FLOAT)
#define HAVE_smaxdf3 (TARGET_FLOAT)
#define HAVE_sminsf3 (TARGET_FLOAT)
#define HAVE_smindf3 (TARGET_FLOAT)
#define HAVE_smax_nanhf3 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_smin_nanhf3 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fmaxhf3 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_fminhf3 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_smax_nansf3 (TARGET_FLOAT)
#define HAVE_smin_nansf3 (TARGET_FLOAT)
#define HAVE_fmaxsf3 (TARGET_FLOAT)
#define HAVE_fminsf3 (TARGET_FLOAT)
#define HAVE_smax_nandf3 (TARGET_FLOAT)
#define HAVE_smin_nandf3 (TARGET_FLOAT)
#define HAVE_fmaxdf3 (TARGET_FLOAT)
#define HAVE_fmindf3 (TARGET_FLOAT)
#define HAVE_aarch64_movdi_tilow (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movdi_tflow (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movdi_tihigh (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movdi_tfhigh (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movtihigh_di (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movtfhigh_di (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movtilow_di (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movtflow_di (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_aarch64_movtilow_tilow (TARGET_FLOAT && (reload_completed || reload_in_progress))
#define HAVE_add_losym_si (ptr_mode == SImode || Pmode == SImode)
#define HAVE_add_losym_di 1
#define HAVE_ldr_got_small_si (ptr_mode == SImode)
#define HAVE_ldr_got_small_di (ptr_mode == DImode)
#define HAVE_ldr_got_small_sidi (TARGET_ILP32)
#define HAVE_ldr_got_small_28k_si (ptr_mode == SImode)
#define HAVE_ldr_got_small_28k_di (ptr_mode == DImode)
#define HAVE_ldr_got_small_28k_sidi (TARGET_ILP32)
#define HAVE_ldr_got_tiny 1
#define HAVE_aarch64_load_tp_hard 1
#define HAVE_tlsie_small_si (ptr_mode == SImode)
#define HAVE_tlsie_small_di (ptr_mode == DImode)
#define HAVE_tlsie_small_sidi 1
#define HAVE_tlsie_tiny_si (ptr_mode == SImode)
#define HAVE_tlsie_tiny_di (ptr_mode == DImode)
#define HAVE_tlsie_tiny_sidi 1
#define HAVE_tlsle12_si (ptr_mode == SImode || Pmode == SImode)
#define HAVE_tlsle12_di 1
#define HAVE_tlsle24_si (ptr_mode == SImode || Pmode == SImode)
#define HAVE_tlsle24_di 1
#define HAVE_tlsle32_si (ptr_mode == SImode || Pmode == SImode)
#define HAVE_tlsle32_di 1
#define HAVE_tlsle48_si (ptr_mode == SImode || Pmode == SImode)
#define HAVE_tlsle48_di 1
#define HAVE_tlsdesc_small_si ((TARGET_TLS_DESC) && (ptr_mode == SImode))
#define HAVE_tlsdesc_small_di ((TARGET_TLS_DESC) && (ptr_mode == DImode))
#define HAVE_stack_tie 1
#define HAVE_pacisp 1
#define HAVE_autisp 1
#define HAVE_paci1716 1
#define HAVE_auti1716 1
#define HAVE_xpaclri 1
#define HAVE_blockage 1
#define HAVE_probe_stack_range 1
#define HAVE_stack_protect_set_si (ptr_mode == SImode)
#define HAVE_stack_protect_set_di (ptr_mode == DImode)
#define HAVE_stack_protect_test_si (ptr_mode == SImode)
#define HAVE_stack_protect_test_di (ptr_mode == DImode)
#define HAVE_set_fpcr 1
#define HAVE_get_fpcr 1
#define HAVE_set_fpsr 1
#define HAVE_get_fpsr 1
#define HAVE_aarch64_simd_dupv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv4hf (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_dupv2df (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_dup_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_128v8qi (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_64v16qi (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_128v4hi (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_64v8hi (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_128v2si (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_64v4si (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_128v4hf (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_64v8hf (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_128v2sf (TARGET_SIMD)
#define HAVE_aarch64_dup_lane_to_64v4sf (TARGET_SIMD)
#define HAVE_aarch64_store_lane0v8qi (TARGET_SIMD \
&& ENDIAN_LANE_N (V8QImode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v16qi (TARGET_SIMD \
&& ENDIAN_LANE_N (V16QImode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v4hi (TARGET_SIMD \
&& ENDIAN_LANE_N (V4HImode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v8hi (TARGET_SIMD \
&& ENDIAN_LANE_N (V8HImode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v2si (TARGET_SIMD \
&& ENDIAN_LANE_N (V2SImode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v4si (TARGET_SIMD \
&& ENDIAN_LANE_N (V4SImode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v2di (TARGET_SIMD \
&& ENDIAN_LANE_N (V2DImode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v4hf (TARGET_SIMD \
&& ENDIAN_LANE_N (V4HFmode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v8hf (TARGET_SIMD \
&& ENDIAN_LANE_N (V8HFmode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v2sf (TARGET_SIMD \
&& ENDIAN_LANE_N (V2SFmode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v4sf (TARGET_SIMD \
&& ENDIAN_LANE_N (V4SFmode, INTVAL (operands[2])) == 0)
#define HAVE_aarch64_store_lane0v2df (TARGET_SIMD \
&& ENDIAN_LANE_N (V2DFmode, INTVAL (operands[2])) == 0)
#define HAVE_load_pairv8qi (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (V8QImode))))
#define HAVE_load_pairv4hi (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (V4HImode))))
#define HAVE_load_pairv4hf (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (V4HFmode))))
#define HAVE_load_pairv2si (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (V2SImode))))
#define HAVE_load_pairv2sf (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[3], 0), \
plus_constant (Pmode, \
XEXP (operands[1], 0), \
GET_MODE_SIZE (V2SFmode))))
#define HAVE_store_pairv8qi (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (V8QImode))))
#define HAVE_store_pairv4hi (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (V4HImode))))
#define HAVE_store_pairv4hf (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (V4HFmode))))
#define HAVE_store_pairv2si (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (V2SImode))))
#define HAVE_store_pairv2sf (TARGET_SIMD \
&& rtx_equal_p (XEXP (operands[2], 0), \
plus_constant (Pmode, \
XEXP (operands[0], 0), \
GET_MODE_SIZE (V2SFmode))))
#define HAVE_aarch64_simd_mov_from_v16qilow (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v8hilow (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v4silow (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v2dilow (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v8hflow (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v4sflow (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v2dflow (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v16qihigh (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v8hihigh (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v4sihigh (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v2dihigh (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v8hfhigh (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v4sfhigh (TARGET_SIMD && reload_completed)
#define HAVE_aarch64_simd_mov_from_v2dfhigh (TARGET_SIMD && reload_completed)
#define HAVE_ornv8qi3 (TARGET_SIMD)
#define HAVE_ornv16qi3 (TARGET_SIMD)
#define HAVE_ornv4hi3 (TARGET_SIMD)
#define HAVE_ornv8hi3 (TARGET_SIMD)
#define HAVE_ornv2si3 (TARGET_SIMD)
#define HAVE_ornv4si3 (TARGET_SIMD)
#define HAVE_ornv2di3 (TARGET_SIMD)
#define HAVE_bicv8qi3 (TARGET_SIMD)
#define HAVE_bicv16qi3 (TARGET_SIMD)
#define HAVE_bicv4hi3 (TARGET_SIMD)
#define HAVE_bicv8hi3 (TARGET_SIMD)
#define HAVE_bicv2si3 (TARGET_SIMD)
#define HAVE_bicv4si3 (TARGET_SIMD)
#define HAVE_bicv2di3 (TARGET_SIMD)
#define HAVE_addv8qi3 (TARGET_SIMD)
#define HAVE_addv16qi3 (TARGET_SIMD)
#define HAVE_addv4hi3 (TARGET_SIMD)
#define HAVE_addv8hi3 (TARGET_SIMD)
#define HAVE_addv2si3 (TARGET_SIMD)
#define HAVE_addv4si3 (TARGET_SIMD)
#define HAVE_addv2di3 (TARGET_SIMD)
#define HAVE_subv8qi3 (TARGET_SIMD)
#define HAVE_subv16qi3 (TARGET_SIMD)
#define HAVE_subv4hi3 (TARGET_SIMD)
#define HAVE_subv8hi3 (TARGET_SIMD)
#define HAVE_subv2si3 (TARGET_SIMD)
#define HAVE_subv4si3 (TARGET_SIMD)
#define HAVE_subv2di3 (TARGET_SIMD)
#define HAVE_mulv8qi3 (TARGET_SIMD)
#define HAVE_mulv16qi3 (TARGET_SIMD)
#define HAVE_mulv4hi3 (TARGET_SIMD)
#define HAVE_mulv8hi3 (TARGET_SIMD)
#define HAVE_mulv2si3 (TARGET_SIMD)
#define HAVE_mulv4si3 (TARGET_SIMD)
#define HAVE_bswapv4hi2 (TARGET_SIMD)
#define HAVE_bswapv8hi2 (TARGET_SIMD)
#define HAVE_bswapv2si2 (TARGET_SIMD)
#define HAVE_bswapv4si2 (TARGET_SIMD)
#define HAVE_bswapv2di2 (TARGET_SIMD)
#define HAVE_aarch64_rbitv8qi (TARGET_SIMD)
#define HAVE_aarch64_rbitv16qi (TARGET_SIMD)
#define HAVE_aarch64_sdotv8qi (TARGET_DOTPROD)
#define HAVE_aarch64_udotv8qi (TARGET_DOTPROD)
#define HAVE_aarch64_sdotv16qi (TARGET_DOTPROD)
#define HAVE_aarch64_udotv16qi (TARGET_DOTPROD)
#define HAVE_aarch64_sdot_lanev8qi (TARGET_DOTPROD)
#define HAVE_aarch64_udot_lanev8qi (TARGET_DOTPROD)
#define HAVE_aarch64_sdot_lanev16qi (TARGET_DOTPROD)
#define HAVE_aarch64_udot_lanev16qi (TARGET_DOTPROD)
#define HAVE_aarch64_sdot_laneqv8qi (TARGET_DOTPROD)
#define HAVE_aarch64_udot_laneqv8qi (TARGET_DOTPROD)
#define HAVE_aarch64_sdot_laneqv16qi (TARGET_DOTPROD)
#define HAVE_aarch64_udot_laneqv16qi (TARGET_DOTPROD)
#define HAVE_aarch64_rsqrtev4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_rsqrtev8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_rsqrtev2sf (TARGET_SIMD)
#define HAVE_aarch64_rsqrtev4sf (TARGET_SIMD)
#define HAVE_aarch64_rsqrtev2df (TARGET_SIMD)
#define HAVE_aarch64_rsqrtehf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_rsqrtesf (TARGET_SIMD)
#define HAVE_aarch64_rsqrtedf (TARGET_SIMD)
#define HAVE_aarch64_rsqrtsv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_rsqrtsv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_rsqrtsv2sf (TARGET_SIMD)
#define HAVE_aarch64_rsqrtsv4sf (TARGET_SIMD)
#define HAVE_aarch64_rsqrtsv2df (TARGET_SIMD)
#define HAVE_aarch64_rsqrtshf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_rsqrtssf (TARGET_SIMD)
#define HAVE_aarch64_rsqrtsdf (TARGET_SIMD)
#define HAVE_negv8qi2 (TARGET_SIMD)
#define HAVE_negv16qi2 (TARGET_SIMD)
#define HAVE_negv4hi2 (TARGET_SIMD)
#define HAVE_negv8hi2 (TARGET_SIMD)
#define HAVE_negv2si2 (TARGET_SIMD)
#define HAVE_negv4si2 (TARGET_SIMD)
#define HAVE_negv2di2 (TARGET_SIMD)
#define HAVE_absv8qi2 (TARGET_SIMD)
#define HAVE_absv16qi2 (TARGET_SIMD)
#define HAVE_absv4hi2 (TARGET_SIMD)
#define HAVE_absv8hi2 (TARGET_SIMD)
#define HAVE_absv2si2 (TARGET_SIMD)
#define HAVE_absv4si2 (TARGET_SIMD)
#define HAVE_absv2di2 (TARGET_SIMD)
#define HAVE_aarch64_absv8qi (TARGET_SIMD)
#define HAVE_aarch64_absv16qi (TARGET_SIMD)
#define HAVE_aarch64_absv4hi (TARGET_SIMD)
#define HAVE_aarch64_absv8hi (TARGET_SIMD)
#define HAVE_aarch64_absv2si (TARGET_SIMD)
#define HAVE_aarch64_absv4si (TARGET_SIMD)
#define HAVE_aarch64_absv2di (TARGET_SIMD)
#define HAVE_aarch64_absdi (TARGET_SIMD)
#define HAVE_abdv8qi_3 (TARGET_SIMD)
#define HAVE_abdv16qi_3 (TARGET_SIMD)
#define HAVE_abdv4hi_3 (TARGET_SIMD)
#define HAVE_abdv8hi_3 (TARGET_SIMD)
#define HAVE_abdv2si_3 (TARGET_SIMD)
#define HAVE_abdv4si_3 (TARGET_SIMD)
#define HAVE_abav8qi_3 (TARGET_SIMD)
#define HAVE_abav16qi_3 (TARGET_SIMD)
#define HAVE_abav4hi_3 (TARGET_SIMD)
#define HAVE_abav8hi_3 (TARGET_SIMD)
#define HAVE_abav2si_3 (TARGET_SIMD)
#define HAVE_abav4si_3 (TARGET_SIMD)
#define HAVE_fabdv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fabdv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fabdv2sf3 (TARGET_SIMD)
#define HAVE_fabdv4sf3 (TARGET_SIMD)
#define HAVE_fabdv2df3 (TARGET_SIMD)
#define HAVE_fabdhf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fabdsf3 (TARGET_SIMD)
#define HAVE_fabddf3 (TARGET_SIMD)
#define HAVE_andv8qi3 (TARGET_SIMD)
#define HAVE_andv16qi3 (TARGET_SIMD)
#define HAVE_andv4hi3 (TARGET_SIMD)
#define HAVE_andv8hi3 (TARGET_SIMD)
#define HAVE_andv2si3 (TARGET_SIMD)
#define HAVE_andv4si3 (TARGET_SIMD)
#define HAVE_andv2di3 (TARGET_SIMD)
#define HAVE_iorv8qi3 (TARGET_SIMD)
#define HAVE_iorv16qi3 (TARGET_SIMD)
#define HAVE_iorv4hi3 (TARGET_SIMD)
#define HAVE_iorv8hi3 (TARGET_SIMD)
#define HAVE_iorv2si3 (TARGET_SIMD)
#define HAVE_iorv4si3 (TARGET_SIMD)
#define HAVE_iorv2di3 (TARGET_SIMD)
#define HAVE_xorv8qi3 (TARGET_SIMD)
#define HAVE_xorv16qi3 (TARGET_SIMD)
#define HAVE_xorv4hi3 (TARGET_SIMD)
#define HAVE_xorv8hi3 (TARGET_SIMD)
#define HAVE_xorv2si3 (TARGET_SIMD)
#define HAVE_xorv4si3 (TARGET_SIMD)
#define HAVE_xorv2di3 (TARGET_SIMD)
#define HAVE_one_cmplv8qi2 (TARGET_SIMD)
#define HAVE_one_cmplv16qi2 (TARGET_SIMD)
#define HAVE_one_cmplv4hi2 (TARGET_SIMD)
#define HAVE_one_cmplv8hi2 (TARGET_SIMD)
#define HAVE_one_cmplv2si2 (TARGET_SIMD)
#define HAVE_one_cmplv4si2 (TARGET_SIMD)
#define HAVE_one_cmplv2di2 (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_lshrv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_lshrv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_lshrv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_lshrv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_lshrv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_lshrv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_lshrv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_ashrv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ashrv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ashrv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ashrv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ashrv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_ashrv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_ashrv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_imm_shlv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_imm_shlv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_imm_shlv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_imm_shlv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_imm_shlv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_imm_shlv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_imm_shlv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_sshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_sshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_sshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_sshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_sshlv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_sshlv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_sshlv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv8qi_unsigned (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv16qi_unsigned (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv4hi_unsigned (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv8hi_unsigned (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv2si_unsigned (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv4si_unsigned (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv2di_unsigned (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv8qi_signed (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv16qi_signed (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv4hi_signed (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv8hi_signed (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv2si_signed (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv4si_signed (TARGET_SIMD)
#define HAVE_aarch64_simd_reg_shlv2di_signed (TARGET_SIMD)
#define HAVE_vec_shr_v8qi (TARGET_SIMD)
#define HAVE_vec_shr_v4hi (TARGET_SIMD)
#define HAVE_vec_shr_v4hf (TARGET_SIMD)
#define HAVE_vec_shr_v2si (TARGET_SIMD)
#define HAVE_vec_shr_v2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv4hf (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_setv2df (TARGET_SIMD)
#define HAVE_aarch64_mlav8qi (TARGET_SIMD)
#define HAVE_aarch64_mlav16qi (TARGET_SIMD)
#define HAVE_aarch64_mlav4hi (TARGET_SIMD)
#define HAVE_aarch64_mlav8hi (TARGET_SIMD)
#define HAVE_aarch64_mlav2si (TARGET_SIMD)
#define HAVE_aarch64_mlav4si (TARGET_SIMD)
#define HAVE_aarch64_mlsv8qi (TARGET_SIMD)
#define HAVE_aarch64_mlsv16qi (TARGET_SIMD)
#define HAVE_aarch64_mlsv4hi (TARGET_SIMD)
#define HAVE_aarch64_mlsv8hi (TARGET_SIMD)
#define HAVE_aarch64_mlsv2si (TARGET_SIMD)
#define HAVE_aarch64_mlsv4si (TARGET_SIMD)
#define HAVE_smaxv8qi3 (TARGET_SIMD)
#define HAVE_sminv8qi3 (TARGET_SIMD)
#define HAVE_umaxv8qi3 (TARGET_SIMD)
#define HAVE_uminv8qi3 (TARGET_SIMD)
#define HAVE_smaxv16qi3 (TARGET_SIMD)
#define HAVE_sminv16qi3 (TARGET_SIMD)
#define HAVE_umaxv16qi3 (TARGET_SIMD)
#define HAVE_uminv16qi3 (TARGET_SIMD)
#define HAVE_smaxv4hi3 (TARGET_SIMD)
#define HAVE_sminv4hi3 (TARGET_SIMD)
#define HAVE_umaxv4hi3 (TARGET_SIMD)
#define HAVE_uminv4hi3 (TARGET_SIMD)
#define HAVE_smaxv8hi3 (TARGET_SIMD)
#define HAVE_sminv8hi3 (TARGET_SIMD)
#define HAVE_umaxv8hi3 (TARGET_SIMD)
#define HAVE_uminv8hi3 (TARGET_SIMD)
#define HAVE_smaxv2si3 (TARGET_SIMD)
#define HAVE_sminv2si3 (TARGET_SIMD)
#define HAVE_umaxv2si3 (TARGET_SIMD)
#define HAVE_uminv2si3 (TARGET_SIMD)
#define HAVE_smaxv4si3 (TARGET_SIMD)
#define HAVE_sminv4si3 (TARGET_SIMD)
#define HAVE_umaxv4si3 (TARGET_SIMD)
#define HAVE_uminv4si3 (TARGET_SIMD)
#define HAVE_aarch64_umaxpv8qi (TARGET_SIMD)
#define HAVE_aarch64_uminpv8qi (TARGET_SIMD)
#define HAVE_aarch64_smaxpv8qi (TARGET_SIMD)
#define HAVE_aarch64_sminpv8qi (TARGET_SIMD)
#define HAVE_aarch64_umaxpv16qi (TARGET_SIMD)
#define HAVE_aarch64_uminpv16qi (TARGET_SIMD)
#define HAVE_aarch64_smaxpv16qi (TARGET_SIMD)
#define HAVE_aarch64_sminpv16qi (TARGET_SIMD)
#define HAVE_aarch64_umaxpv4hi (TARGET_SIMD)
#define HAVE_aarch64_uminpv4hi (TARGET_SIMD)
#define HAVE_aarch64_smaxpv4hi (TARGET_SIMD)
#define HAVE_aarch64_sminpv4hi (TARGET_SIMD)
#define HAVE_aarch64_umaxpv8hi (TARGET_SIMD)
#define HAVE_aarch64_uminpv8hi (TARGET_SIMD)
#define HAVE_aarch64_smaxpv8hi (TARGET_SIMD)
#define HAVE_aarch64_sminpv8hi (TARGET_SIMD)
#define HAVE_aarch64_umaxpv2si (TARGET_SIMD)
#define HAVE_aarch64_uminpv2si (TARGET_SIMD)
#define HAVE_aarch64_smaxpv2si (TARGET_SIMD)
#define HAVE_aarch64_sminpv2si (TARGET_SIMD)
#define HAVE_aarch64_umaxpv4si (TARGET_SIMD)
#define HAVE_aarch64_uminpv4si (TARGET_SIMD)
#define HAVE_aarch64_smaxpv4si (TARGET_SIMD)
#define HAVE_aarch64_sminpv4si (TARGET_SIMD)
#define HAVE_aarch64_smax_nanpv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_smin_nanpv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_smaxpv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_sminpv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_smax_nanpv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_smin_nanpv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_smaxpv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_sminpv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_smax_nanpv2sf (TARGET_SIMD)
#define HAVE_aarch64_smin_nanpv2sf (TARGET_SIMD)
#define HAVE_aarch64_smaxpv2sf (TARGET_SIMD)
#define HAVE_aarch64_sminpv2sf (TARGET_SIMD)
#define HAVE_aarch64_smax_nanpv4sf (TARGET_SIMD)
#define HAVE_aarch64_smin_nanpv4sf (TARGET_SIMD)
#define HAVE_aarch64_smaxpv4sf (TARGET_SIMD)
#define HAVE_aarch64_sminpv4sf (TARGET_SIMD)
#define HAVE_aarch64_smax_nanpv2df (TARGET_SIMD)
#define HAVE_aarch64_smin_nanpv2df (TARGET_SIMD)
#define HAVE_aarch64_smaxpv2df (TARGET_SIMD)
#define HAVE_aarch64_sminpv2df (TARGET_SIMD)
#define HAVE_move_lo_quad_internal_v16qi (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_v8hi (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_v4si (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_v8hf (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_v4sf (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_v2di (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_v2df (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_be_v16qi (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_be_v8hi (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_be_v4si (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_be_v8hf (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_be_v4sf (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_be_v2di (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_move_lo_quad_internal_be_v2df (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_v16qi (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_v8hi (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_v4si (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_v2di (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_v8hf (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_v4sf (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_v2df (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_be_v16qi (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_be_v8hi (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_be_v4si (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_be_v2di (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_be_v8hf (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_be_v4sf (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_move_hi_quad_be_v2df (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_simd_vec_pack_trunc_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_pack_trunc_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_pack_trunc_v2di (TARGET_SIMD)
#define HAVE_vec_pack_trunc_v8hi (TARGET_SIMD)
#define HAVE_vec_pack_trunc_v4si (TARGET_SIMD)
#define HAVE_vec_pack_trunc_v2di (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_lo_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacku_lo_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_lo_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacku_lo_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_lo_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacku_lo_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_hi_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacku_hi_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_hi_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacku_hi_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_hi_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacku_hi_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_smult_lo_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_umult_lo_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_smult_lo_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_umult_lo_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_smult_lo_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_umult_lo_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_smult_hi_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_umult_hi_v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_smult_hi_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_umult_hi_v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_smult_hi_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_umult_hi_v4si (TARGET_SIMD)
#define HAVE_addv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_addv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_addv2sf3 (TARGET_SIMD)
#define HAVE_addv4sf3 (TARGET_SIMD)
#define HAVE_addv2df3 (TARGET_SIMD)
#define HAVE_subv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_subv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_subv2sf3 (TARGET_SIMD)
#define HAVE_subv4sf3 (TARGET_SIMD)
#define HAVE_subv2df3 (TARGET_SIMD)
#define HAVE_mulv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_mulv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_mulv2sf3 (TARGET_SIMD)
#define HAVE_mulv4sf3 (TARGET_SIMD)
#define HAVE_mulv2df3 (TARGET_SIMD)
#define HAVE_negv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_negv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_negv2sf2 (TARGET_SIMD)
#define HAVE_negv4sf2 (TARGET_SIMD)
#define HAVE_negv2df2 (TARGET_SIMD)
#define HAVE_absv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_absv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_absv2sf2 (TARGET_SIMD)
#define HAVE_absv4sf2 (TARGET_SIMD)
#define HAVE_absv2df2 (TARGET_SIMD)
#define HAVE_fmav4hf4 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fmav8hf4 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fmav2sf4 (TARGET_SIMD)
#define HAVE_fmav4sf4 (TARGET_SIMD)
#define HAVE_fmav2df4 (TARGET_SIMD)
#define HAVE_fnmav4hf4 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fnmav8hf4 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fnmav2sf4 (TARGET_SIMD)
#define HAVE_fnmav4sf4 (TARGET_SIMD)
#define HAVE_fnmav2df4 (TARGET_SIMD)
#define HAVE_btruncv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_ceilv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_floorv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_frintnv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_nearbyintv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_rintv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_roundv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_btruncv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_ceilv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_floorv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_frintnv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_nearbyintv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_rintv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_roundv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_btruncv2sf2 (TARGET_SIMD)
#define HAVE_ceilv2sf2 (TARGET_SIMD)
#define HAVE_floorv2sf2 (TARGET_SIMD)
#define HAVE_frintnv2sf2 (TARGET_SIMD)
#define HAVE_nearbyintv2sf2 (TARGET_SIMD)
#define HAVE_rintv2sf2 (TARGET_SIMD)
#define HAVE_roundv2sf2 (TARGET_SIMD)
#define HAVE_btruncv4sf2 (TARGET_SIMD)
#define HAVE_ceilv4sf2 (TARGET_SIMD)
#define HAVE_floorv4sf2 (TARGET_SIMD)
#define HAVE_frintnv4sf2 (TARGET_SIMD)
#define HAVE_nearbyintv4sf2 (TARGET_SIMD)
#define HAVE_rintv4sf2 (TARGET_SIMD)
#define HAVE_roundv4sf2 (TARGET_SIMD)
#define HAVE_btruncv2df2 (TARGET_SIMD)
#define HAVE_ceilv2df2 (TARGET_SIMD)
#define HAVE_floorv2df2 (TARGET_SIMD)
#define HAVE_frintnv2df2 (TARGET_SIMD)
#define HAVE_nearbyintv2df2 (TARGET_SIMD)
#define HAVE_rintv2df2 (TARGET_SIMD)
#define HAVE_roundv2df2 (TARGET_SIMD)
#define HAVE_lbtruncv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lceilv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lfloorv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lroundv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lfrintnv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lbtruncuv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lceiluv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lflooruv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lrounduv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lfrintnuv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lbtruncv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lceilv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lfloorv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lroundv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lfrintnv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lbtruncuv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lceiluv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lflooruv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lrounduv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lfrintnuv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_lbtruncv2sfv2si2 (TARGET_SIMD)
#define HAVE_lceilv2sfv2si2 (TARGET_SIMD)
#define HAVE_lfloorv2sfv2si2 (TARGET_SIMD)
#define HAVE_lroundv2sfv2si2 (TARGET_SIMD)
#define HAVE_lfrintnv2sfv2si2 (TARGET_SIMD)
#define HAVE_lbtruncuv2sfv2si2 (TARGET_SIMD)
#define HAVE_lceiluv2sfv2si2 (TARGET_SIMD)
#define HAVE_lflooruv2sfv2si2 (TARGET_SIMD)
#define HAVE_lrounduv2sfv2si2 (TARGET_SIMD)
#define HAVE_lfrintnuv2sfv2si2 (TARGET_SIMD)
#define HAVE_lbtruncv4sfv4si2 (TARGET_SIMD)
#define HAVE_lceilv4sfv4si2 (TARGET_SIMD)
#define HAVE_lfloorv4sfv4si2 (TARGET_SIMD)
#define HAVE_lroundv4sfv4si2 (TARGET_SIMD)
#define HAVE_lfrintnv4sfv4si2 (TARGET_SIMD)
#define HAVE_lbtruncuv4sfv4si2 (TARGET_SIMD)
#define HAVE_lceiluv4sfv4si2 (TARGET_SIMD)
#define HAVE_lflooruv4sfv4si2 (TARGET_SIMD)
#define HAVE_lrounduv4sfv4si2 (TARGET_SIMD)
#define HAVE_lfrintnuv4sfv4si2 (TARGET_SIMD)
#define HAVE_lbtruncv2dfv2di2 (TARGET_SIMD)
#define HAVE_lceilv2dfv2di2 (TARGET_SIMD)
#define HAVE_lfloorv2dfv2di2 (TARGET_SIMD)
#define HAVE_lroundv2dfv2di2 (TARGET_SIMD)
#define HAVE_lfrintnv2dfv2di2 (TARGET_SIMD)
#define HAVE_lbtruncuv2dfv2di2 (TARGET_SIMD)
#define HAVE_lceiluv2dfv2di2 (TARGET_SIMD)
#define HAVE_lflooruv2dfv2di2 (TARGET_SIMD)
#define HAVE_lrounduv2dfv2di2 (TARGET_SIMD)
#define HAVE_lfrintnuv2dfv2di2 (TARGET_SIMD)
#define HAVE_lbtrunchfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lceilhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lfloorhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lroundhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lfrintnhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lbtruncuhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lceiluhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lflooruhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lrounduhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_lfrintnuhfhi2 (TARGET_SIMD_F16INST)
#define HAVE_fix_trunchfhi2 (TARGET_SIMD_F16INST)
#define HAVE_fixuns_trunchfhi2 (TARGET_SIMD_F16INST)
#define HAVE_floathihf2 (TARGET_SIMD_F16INST)
#define HAVE_floatunshihf2 (TARGET_SIMD_F16INST)
#define HAVE_floatv4hiv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_floatunsv4hiv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_floatv8hiv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_floatunsv8hiv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_floatv2siv2sf2 (TARGET_SIMD)
#define HAVE_floatunsv2siv2sf2 (TARGET_SIMD)
#define HAVE_floatv4siv4sf2 (TARGET_SIMD)
#define HAVE_floatunsv4siv4sf2 (TARGET_SIMD)
#define HAVE_floatv2div2df2 (TARGET_SIMD)
#define HAVE_floatunsv2div2df2 (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_lo_v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_lo_v4sf (TARGET_SIMD)
#define HAVE_fcvtzsv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fcvtzuv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fcvtzsv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fcvtzuv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fcvtzsv2sf3 (TARGET_SIMD)
#define HAVE_fcvtzuv2sf3 (TARGET_SIMD)
#define HAVE_fcvtzsv4sf3 (TARGET_SIMD)
#define HAVE_fcvtzuv4sf3 (TARGET_SIMD)
#define HAVE_fcvtzsv2df3 (TARGET_SIMD)
#define HAVE_fcvtzuv2df3 (TARGET_SIMD)
#define HAVE_scvtfv4hi3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_ucvtfv4hi3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_scvtfv8hi3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_ucvtfv8hi3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_scvtfv2si3 (TARGET_SIMD)
#define HAVE_ucvtfv2si3 (TARGET_SIMD)
#define HAVE_scvtfv4si3 (TARGET_SIMD)
#define HAVE_ucvtfv4si3 (TARGET_SIMD)
#define HAVE_scvtfv2di3 (TARGET_SIMD)
#define HAVE_ucvtfv2di3 (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_hi_v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_vec_unpacks_hi_v4sf (TARGET_SIMD)
#define HAVE_aarch64_float_extend_lo_v2df (TARGET_SIMD)
#define HAVE_aarch64_float_extend_lo_v4sf (TARGET_SIMD)
#define HAVE_aarch64_float_truncate_lo_v2sf (TARGET_SIMD)
#define HAVE_aarch64_float_truncate_lo_v4hf (TARGET_SIMD)
#define HAVE_aarch64_float_truncate_hi_v4sf_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_float_truncate_hi_v8hf_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_float_truncate_hi_v4sf_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_float_truncate_hi_v8hf_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_smaxv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_sminv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_smaxv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_sminv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_smaxv2sf3 (TARGET_SIMD)
#define HAVE_sminv2sf3 (TARGET_SIMD)
#define HAVE_smaxv4sf3 (TARGET_SIMD)
#define HAVE_sminv4sf3 (TARGET_SIMD)
#define HAVE_smaxv2df3 (TARGET_SIMD)
#define HAVE_sminv2df3 (TARGET_SIMD)
#define HAVE_smax_nanv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_smin_nanv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fmaxv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fminv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_smax_nanv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_smin_nanv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fmaxv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fminv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_smax_nanv2sf3 (TARGET_SIMD)
#define HAVE_smin_nanv2sf3 (TARGET_SIMD)
#define HAVE_fmaxv2sf3 (TARGET_SIMD)
#define HAVE_fminv2sf3 (TARGET_SIMD)
#define HAVE_smax_nanv4sf3 (TARGET_SIMD)
#define HAVE_smin_nanv4sf3 (TARGET_SIMD)
#define HAVE_fmaxv4sf3 (TARGET_SIMD)
#define HAVE_fminv4sf3 (TARGET_SIMD)
#define HAVE_smax_nanv2df3 (TARGET_SIMD)
#define HAVE_smin_nanv2df3 (TARGET_SIMD)
#define HAVE_fmaxv2df3 (TARGET_SIMD)
#define HAVE_fminv2df3 (TARGET_SIMD)
#define HAVE_aarch64_faddpv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_faddpv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_faddpv2sf (TARGET_SIMD)
#define HAVE_aarch64_faddpv4sf (TARGET_SIMD)
#define HAVE_aarch64_faddpv2df (TARGET_SIMD)
#define HAVE_aarch64_reduc_plus_internalv8qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_plus_internalv16qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_plus_internalv4hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_plus_internalv8hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_plus_internalv4si (TARGET_SIMD)
#define HAVE_aarch64_reduc_plus_internalv2di (TARGET_SIMD)
#define HAVE_aarch64_reduc_plus_internalv2si (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v2sf (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v2df (TARGET_SIMD)
#define HAVE_clrsbv8qi2 (TARGET_SIMD)
#define HAVE_clrsbv16qi2 (TARGET_SIMD)
#define HAVE_clrsbv4hi2 (TARGET_SIMD)
#define HAVE_clrsbv8hi2 (TARGET_SIMD)
#define HAVE_clrsbv2si2 (TARGET_SIMD)
#define HAVE_clrsbv4si2 (TARGET_SIMD)
#define HAVE_clzv8qi2 (TARGET_SIMD)
#define HAVE_clzv16qi2 (TARGET_SIMD)
#define HAVE_clzv4hi2 (TARGET_SIMD)
#define HAVE_clzv8hi2 (TARGET_SIMD)
#define HAVE_clzv2si2 (TARGET_SIMD)
#define HAVE_clzv4si2 (TARGET_SIMD)
#define HAVE_popcountv8qi2 (TARGET_SIMD)
#define HAVE_popcountv16qi2 (TARGET_SIMD)
#define HAVE_aarch64_reduc_umax_internalv8qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umin_internalv8qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv8qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv8qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umax_internalv16qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umin_internalv16qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv16qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv16qi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umax_internalv4hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umin_internalv4hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv4hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv4hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umax_internalv8hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umin_internalv8hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv8hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv8hi (TARGET_SIMD)
#define HAVE_aarch64_reduc_umax_internalv4si (TARGET_SIMD)
#define HAVE_aarch64_reduc_umin_internalv4si (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv4si (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv4si (TARGET_SIMD)
#define HAVE_aarch64_reduc_umax_internalv2si (TARGET_SIMD)
#define HAVE_aarch64_reduc_umin_internalv2si (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv2si (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv2si (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_nan_internalv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smin_nan_internalv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smax_internalv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smin_internalv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smax_nan_internalv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smin_nan_internalv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smax_internalv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smin_internalv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_reduc_smax_nan_internalv2sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_nan_internalv2sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv2sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv2sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_nan_internalv4sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_nan_internalv4sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv4sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv4sf (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_nan_internalv2df (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_nan_internalv2df (TARGET_SIMD)
#define HAVE_aarch64_reduc_smax_internalv2df (TARGET_SIMD)
#define HAVE_aarch64_reduc_smin_internalv2df (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv8qi_internal (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv4hi_internal (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv2si_internal (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv2di_internal (TARGET_SIMD)
#define HAVE_aarch64_simd_bsldi_internal (TARGET_SIMD)
#define HAVE_aarch64_get_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_get_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_get_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_get_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_get_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_get_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_get_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_get_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_get_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_get_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_get_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_get_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_saddlv16qi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_ssublv16qi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddlv16qi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_usublv16qi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_saddlv8hi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_ssublv8hi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddlv8hi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_usublv8hi_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_saddlv4si_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_ssublv4si_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddlv4si_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_usublv4si_hi_internal (TARGET_SIMD)
#define HAVE_aarch64_saddlv16qi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_ssublv16qi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddlv16qi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_usublv16qi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_saddlv8hi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_ssublv8hi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddlv8hi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_usublv8hi_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_saddlv4si_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_ssublv4si_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddlv4si_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_usublv4si_lo_internal (TARGET_SIMD)
#define HAVE_aarch64_saddlv8qi (TARGET_SIMD)
#define HAVE_aarch64_ssublv8qi (TARGET_SIMD)
#define HAVE_aarch64_uaddlv8qi (TARGET_SIMD)
#define HAVE_aarch64_usublv8qi (TARGET_SIMD)
#define HAVE_aarch64_saddlv4hi (TARGET_SIMD)
#define HAVE_aarch64_ssublv4hi (TARGET_SIMD)
#define HAVE_aarch64_uaddlv4hi (TARGET_SIMD)
#define HAVE_aarch64_usublv4hi (TARGET_SIMD)
#define HAVE_aarch64_saddlv2si (TARGET_SIMD)
#define HAVE_aarch64_ssublv2si (TARGET_SIMD)
#define HAVE_aarch64_uaddlv2si (TARGET_SIMD)
#define HAVE_aarch64_usublv2si (TARGET_SIMD)
#define HAVE_aarch64_saddwv8qi (TARGET_SIMD)
#define HAVE_aarch64_ssubwv8qi (TARGET_SIMD)
#define HAVE_aarch64_uaddwv8qi (TARGET_SIMD)
#define HAVE_aarch64_usubwv8qi (TARGET_SIMD)
#define HAVE_aarch64_saddwv4hi (TARGET_SIMD)
#define HAVE_aarch64_ssubwv4hi (TARGET_SIMD)
#define HAVE_aarch64_uaddwv4hi (TARGET_SIMD)
#define HAVE_aarch64_usubwv4hi (TARGET_SIMD)
#define HAVE_aarch64_saddwv2si (TARGET_SIMD)
#define HAVE_aarch64_ssubwv2si (TARGET_SIMD)
#define HAVE_aarch64_uaddwv2si (TARGET_SIMD)
#define HAVE_aarch64_usubwv2si (TARGET_SIMD)
#define HAVE_aarch64_saddwv16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_ssubwv16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddwv16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_usubwv16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_saddwv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_ssubwv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddwv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_usubwv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_saddwv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_ssubwv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddwv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_usubwv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_saddw2v16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_ssubw2v16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddw2v16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_usubw2v16qi_internal (TARGET_SIMD)
#define HAVE_aarch64_saddw2v8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_ssubw2v8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddw2v8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_usubw2v8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_saddw2v4si_internal (TARGET_SIMD)
#define HAVE_aarch64_ssubw2v4si_internal (TARGET_SIMD)
#define HAVE_aarch64_uaddw2v4si_internal (TARGET_SIMD)
#define HAVE_aarch64_usubw2v4si_internal (TARGET_SIMD)
#define HAVE_aarch64_shaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_uhaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_srhaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_urhaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_shsubv8qi (TARGET_SIMD)
#define HAVE_aarch64_uhsubv8qi (TARGET_SIMD)
#define HAVE_aarch64_srhsubv8qi (TARGET_SIMD)
#define HAVE_aarch64_urhsubv8qi (TARGET_SIMD)
#define HAVE_aarch64_shaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_uhaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_srhaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_urhaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_shsubv16qi (TARGET_SIMD)
#define HAVE_aarch64_uhsubv16qi (TARGET_SIMD)
#define HAVE_aarch64_srhsubv16qi (TARGET_SIMD)
#define HAVE_aarch64_urhsubv16qi (TARGET_SIMD)
#define HAVE_aarch64_shaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_uhaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_srhaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_urhaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_shsubv4hi (TARGET_SIMD)
#define HAVE_aarch64_uhsubv4hi (TARGET_SIMD)
#define HAVE_aarch64_srhsubv4hi (TARGET_SIMD)
#define HAVE_aarch64_urhsubv4hi (TARGET_SIMD)
#define HAVE_aarch64_shaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_uhaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_srhaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_urhaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_shsubv8hi (TARGET_SIMD)
#define HAVE_aarch64_uhsubv8hi (TARGET_SIMD)
#define HAVE_aarch64_srhsubv8hi (TARGET_SIMD)
#define HAVE_aarch64_urhsubv8hi (TARGET_SIMD)
#define HAVE_aarch64_shaddv2si (TARGET_SIMD)
#define HAVE_aarch64_uhaddv2si (TARGET_SIMD)
#define HAVE_aarch64_srhaddv2si (TARGET_SIMD)
#define HAVE_aarch64_urhaddv2si (TARGET_SIMD)
#define HAVE_aarch64_shsubv2si (TARGET_SIMD)
#define HAVE_aarch64_uhsubv2si (TARGET_SIMD)
#define HAVE_aarch64_srhsubv2si (TARGET_SIMD)
#define HAVE_aarch64_urhsubv2si (TARGET_SIMD)
#define HAVE_aarch64_shaddv4si (TARGET_SIMD)
#define HAVE_aarch64_uhaddv4si (TARGET_SIMD)
#define HAVE_aarch64_srhaddv4si (TARGET_SIMD)
#define HAVE_aarch64_urhaddv4si (TARGET_SIMD)
#define HAVE_aarch64_shsubv4si (TARGET_SIMD)
#define HAVE_aarch64_uhsubv4si (TARGET_SIMD)
#define HAVE_aarch64_srhsubv4si (TARGET_SIMD)
#define HAVE_aarch64_urhsubv4si (TARGET_SIMD)
#define HAVE_aarch64_addhnv8hi (TARGET_SIMD)
#define HAVE_aarch64_raddhnv8hi (TARGET_SIMD)
#define HAVE_aarch64_subhnv8hi (TARGET_SIMD)
#define HAVE_aarch64_rsubhnv8hi (TARGET_SIMD)
#define HAVE_aarch64_addhnv4si (TARGET_SIMD)
#define HAVE_aarch64_raddhnv4si (TARGET_SIMD)
#define HAVE_aarch64_subhnv4si (TARGET_SIMD)
#define HAVE_aarch64_rsubhnv4si (TARGET_SIMD)
#define HAVE_aarch64_addhnv2di (TARGET_SIMD)
#define HAVE_aarch64_raddhnv2di (TARGET_SIMD)
#define HAVE_aarch64_subhnv2di (TARGET_SIMD)
#define HAVE_aarch64_rsubhnv2di (TARGET_SIMD)
#define HAVE_aarch64_addhn2v8hi (TARGET_SIMD)
#define HAVE_aarch64_raddhn2v8hi (TARGET_SIMD)
#define HAVE_aarch64_subhn2v8hi (TARGET_SIMD)
#define HAVE_aarch64_rsubhn2v8hi (TARGET_SIMD)
#define HAVE_aarch64_addhn2v4si (TARGET_SIMD)
#define HAVE_aarch64_raddhn2v4si (TARGET_SIMD)
#define HAVE_aarch64_subhn2v4si (TARGET_SIMD)
#define HAVE_aarch64_rsubhn2v4si (TARGET_SIMD)
#define HAVE_aarch64_addhn2v2di (TARGET_SIMD)
#define HAVE_aarch64_raddhn2v2di (TARGET_SIMD)
#define HAVE_aarch64_subhn2v2di (TARGET_SIMD)
#define HAVE_aarch64_rsubhn2v2di (TARGET_SIMD)
#define HAVE_aarch64_pmulv8qi (TARGET_SIMD)
#define HAVE_aarch64_pmulv16qi (TARGET_SIMD)
#define HAVE_aarch64_fmulxv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_fmulxv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_fmulxv2sf (TARGET_SIMD)
#define HAVE_aarch64_fmulxv4sf (TARGET_SIMD)
#define HAVE_aarch64_fmulxv2df (TARGET_SIMD)
#define HAVE_aarch64_fmulxhf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_fmulxsf (TARGET_SIMD)
#define HAVE_aarch64_fmulxdf (TARGET_SIMD)
#define HAVE_aarch64_sqaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_uqaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqsubv8qi (TARGET_SIMD)
#define HAVE_aarch64_uqsubv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_uqaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqsubv16qi (TARGET_SIMD)
#define HAVE_aarch64_uqsubv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_uqaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqsubv4hi (TARGET_SIMD)
#define HAVE_aarch64_uqsubv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqsubv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqsubv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqaddv2si (TARGET_SIMD)
#define HAVE_aarch64_uqaddv2si (TARGET_SIMD)
#define HAVE_aarch64_sqsubv2si (TARGET_SIMD)
#define HAVE_aarch64_uqsubv2si (TARGET_SIMD)
#define HAVE_aarch64_sqaddv4si (TARGET_SIMD)
#define HAVE_aarch64_uqaddv4si (TARGET_SIMD)
#define HAVE_aarch64_sqsubv4si (TARGET_SIMD)
#define HAVE_aarch64_uqsubv4si (TARGET_SIMD)
#define HAVE_aarch64_sqaddv2di (TARGET_SIMD)
#define HAVE_aarch64_uqaddv2di (TARGET_SIMD)
#define HAVE_aarch64_sqsubv2di (TARGET_SIMD)
#define HAVE_aarch64_uqsubv2di (TARGET_SIMD)
#define HAVE_aarch64_sqaddqi (TARGET_SIMD)
#define HAVE_aarch64_uqaddqi (TARGET_SIMD)
#define HAVE_aarch64_sqsubqi (TARGET_SIMD)
#define HAVE_aarch64_uqsubqi (TARGET_SIMD)
#define HAVE_aarch64_sqaddhi (TARGET_SIMD)
#define HAVE_aarch64_uqaddhi (TARGET_SIMD)
#define HAVE_aarch64_sqsubhi (TARGET_SIMD)
#define HAVE_aarch64_uqsubhi (TARGET_SIMD)
#define HAVE_aarch64_sqaddsi (TARGET_SIMD)
#define HAVE_aarch64_uqaddsi (TARGET_SIMD)
#define HAVE_aarch64_sqsubsi (TARGET_SIMD)
#define HAVE_aarch64_uqsubsi (TARGET_SIMD)
#define HAVE_aarch64_sqadddi (TARGET_SIMD)
#define HAVE_aarch64_uqadddi (TARGET_SIMD)
#define HAVE_aarch64_sqsubdi (TARGET_SIMD)
#define HAVE_aarch64_uqsubdi (TARGET_SIMD)
#define HAVE_aarch64_suqaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_usqaddv8qi (TARGET_SIMD)
#define HAVE_aarch64_suqaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_usqaddv16qi (TARGET_SIMD)
#define HAVE_aarch64_suqaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_usqaddv4hi (TARGET_SIMD)
#define HAVE_aarch64_suqaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_usqaddv8hi (TARGET_SIMD)
#define HAVE_aarch64_suqaddv2si (TARGET_SIMD)
#define HAVE_aarch64_usqaddv2si (TARGET_SIMD)
#define HAVE_aarch64_suqaddv4si (TARGET_SIMD)
#define HAVE_aarch64_usqaddv4si (TARGET_SIMD)
#define HAVE_aarch64_suqaddv2di (TARGET_SIMD)
#define HAVE_aarch64_usqaddv2di (TARGET_SIMD)
#define HAVE_aarch64_suqaddqi (TARGET_SIMD)
#define HAVE_aarch64_usqaddqi (TARGET_SIMD)
#define HAVE_aarch64_suqaddhi (TARGET_SIMD)
#define HAVE_aarch64_usqaddhi (TARGET_SIMD)
#define HAVE_aarch64_suqaddsi (TARGET_SIMD)
#define HAVE_aarch64_usqaddsi (TARGET_SIMD)
#define HAVE_aarch64_suqadddi (TARGET_SIMD)
#define HAVE_aarch64_usqadddi (TARGET_SIMD)
#define HAVE_aarch64_sqmovunv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqmovunv4si (TARGET_SIMD)
#define HAVE_aarch64_sqmovunv2di (TARGET_SIMD)
#define HAVE_aarch64_sqmovunhi (TARGET_SIMD)
#define HAVE_aarch64_sqmovunsi (TARGET_SIMD)
#define HAVE_aarch64_sqmovundi (TARGET_SIMD)
#define HAVE_aarch64_sqmovnv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqmovnv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqmovnv4si (TARGET_SIMD)
#define HAVE_aarch64_uqmovnv4si (TARGET_SIMD)
#define HAVE_aarch64_sqmovnv2di (TARGET_SIMD)
#define HAVE_aarch64_uqmovnv2di (TARGET_SIMD)
#define HAVE_aarch64_sqmovnhi (TARGET_SIMD)
#define HAVE_aarch64_uqmovnhi (TARGET_SIMD)
#define HAVE_aarch64_sqmovnsi (TARGET_SIMD)
#define HAVE_aarch64_uqmovnsi (TARGET_SIMD)
#define HAVE_aarch64_sqmovndi (TARGET_SIMD)
#define HAVE_aarch64_uqmovndi (TARGET_SIMD)
#define HAVE_aarch64_sqnegv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqabsv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqnegv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqabsv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqnegv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqabsv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqnegv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqabsv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqnegv2si (TARGET_SIMD)
#define HAVE_aarch64_sqabsv2si (TARGET_SIMD)
#define HAVE_aarch64_sqnegv4si (TARGET_SIMD)
#define HAVE_aarch64_sqabsv4si (TARGET_SIMD)
#define HAVE_aarch64_sqnegv2di (TARGET_SIMD)
#define HAVE_aarch64_sqabsv2di (TARGET_SIMD)
#define HAVE_aarch64_sqnegqi (TARGET_SIMD)
#define HAVE_aarch64_sqabsqi (TARGET_SIMD)
#define HAVE_aarch64_sqneghi (TARGET_SIMD)
#define HAVE_aarch64_sqabshi (TARGET_SIMD)
#define HAVE_aarch64_sqnegsi (TARGET_SIMD)
#define HAVE_aarch64_sqabssi (TARGET_SIMD)
#define HAVE_aarch64_sqnegdi (TARGET_SIMD)
#define HAVE_aarch64_sqabsdi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulhv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulhv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulhv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulhv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulhv2si (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulhv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmulhv4si (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulhv4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmulhhi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulhhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulhsi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulhsi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_laneqv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_laneqv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_laneqv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_laneqv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_laneqv2si (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_laneqv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_laneqv4si (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_laneqv4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_lanehi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_lanehi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_lanesi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_lanesi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_laneqhi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_laneqhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmulh_laneqsi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmulh_laneqsi (TARGET_SIMD)
#define HAVE_aarch64_sqrdmlahv4hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlshv4hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlahv8hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlshv8hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlahv2si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlshv2si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlahv4si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlshv4si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlahhi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlshhi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlahsi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlshsi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_lanev4hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_lanev4hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_lanev8hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_lanev8hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_lanev2si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_lanev2si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_lanev4si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_lanev4si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_lanehi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_lanehi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_lanesi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_lanesi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_laneqv4hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_laneqv4hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_laneqv8hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_laneqv8hi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_laneqv2si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_laneqv2si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_laneqv4si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_laneqv4si (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_laneqhi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_laneqhi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlah_laneqsi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqrdmlsh_laneqsi (TARGET_SIMD_RDMA)
#define HAVE_aarch64_sqdmlalv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlslv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlalv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlslv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlalhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlslhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlalsi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlslsi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_laneqv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_laneqv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_laneqv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_laneqv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_lanehi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_lanehi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_lanesi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_lanesi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_laneqhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_laneqhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_laneqsi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_laneqsi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal_nv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl_nv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2v8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2v8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2v4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2v4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_lanev8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_lanev8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_lanev4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_lanev4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_laneqv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_laneqv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_laneqv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_laneqv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_nv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_nv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_nv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_nv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmullv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmullv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmullhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmullsi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_laneqv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_laneqv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_lanehi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_lanesi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_laneqhi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_laneqsi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull_nv2si (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2v8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2v4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_lanev8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_lanev4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_laneqv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_laneqv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_nv8hi_internal (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_nv4si_internal (TARGET_SIMD)
#define HAVE_aarch64_sshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_ushlv8qi (TARGET_SIMD)
#define HAVE_aarch64_srshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_urshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_sshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_ushlv16qi (TARGET_SIMD)
#define HAVE_aarch64_srshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_urshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_sshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_ushlv4hi (TARGET_SIMD)
#define HAVE_aarch64_srshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_urshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_sshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_ushlv8hi (TARGET_SIMD)
#define HAVE_aarch64_srshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_urshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_sshlv2si (TARGET_SIMD)
#define HAVE_aarch64_ushlv2si (TARGET_SIMD)
#define HAVE_aarch64_srshlv2si (TARGET_SIMD)
#define HAVE_aarch64_urshlv2si (TARGET_SIMD)
#define HAVE_aarch64_sshlv4si (TARGET_SIMD)
#define HAVE_aarch64_ushlv4si (TARGET_SIMD)
#define HAVE_aarch64_srshlv4si (TARGET_SIMD)
#define HAVE_aarch64_urshlv4si (TARGET_SIMD)
#define HAVE_aarch64_sshlv2di (TARGET_SIMD)
#define HAVE_aarch64_ushlv2di (TARGET_SIMD)
#define HAVE_aarch64_srshlv2di (TARGET_SIMD)
#define HAVE_aarch64_urshlv2di (TARGET_SIMD)
#define HAVE_aarch64_sshldi (TARGET_SIMD)
#define HAVE_aarch64_ushldi (TARGET_SIMD)
#define HAVE_aarch64_srshldi (TARGET_SIMD)
#define HAVE_aarch64_urshldi (TARGET_SIMD)
#define HAVE_aarch64_sqshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_uqshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqrshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_uqrshlv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_uqshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqrshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_uqrshlv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_uqshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqrshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_uqrshlv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqrshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqrshlv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqshlv2si (TARGET_SIMD)
#define HAVE_aarch64_uqshlv2si (TARGET_SIMD)
#define HAVE_aarch64_sqrshlv2si (TARGET_SIMD)
#define HAVE_aarch64_uqrshlv2si (TARGET_SIMD)
#define HAVE_aarch64_sqshlv4si (TARGET_SIMD)
#define HAVE_aarch64_uqshlv4si (TARGET_SIMD)
#define HAVE_aarch64_sqrshlv4si (TARGET_SIMD)
#define HAVE_aarch64_uqrshlv4si (TARGET_SIMD)
#define HAVE_aarch64_sqshlv2di (TARGET_SIMD)
#define HAVE_aarch64_uqshlv2di (TARGET_SIMD)
#define HAVE_aarch64_sqrshlv2di (TARGET_SIMD)
#define HAVE_aarch64_uqrshlv2di (TARGET_SIMD)
#define HAVE_aarch64_sqshlqi (TARGET_SIMD)
#define HAVE_aarch64_uqshlqi (TARGET_SIMD)
#define HAVE_aarch64_sqrshlqi (TARGET_SIMD)
#define HAVE_aarch64_uqrshlqi (TARGET_SIMD)
#define HAVE_aarch64_sqshlhi (TARGET_SIMD)
#define HAVE_aarch64_uqshlhi (TARGET_SIMD)
#define HAVE_aarch64_sqrshlhi (TARGET_SIMD)
#define HAVE_aarch64_uqrshlhi (TARGET_SIMD)
#define HAVE_aarch64_sqshlsi (TARGET_SIMD)
#define HAVE_aarch64_uqshlsi (TARGET_SIMD)
#define HAVE_aarch64_sqrshlsi (TARGET_SIMD)
#define HAVE_aarch64_uqrshlsi (TARGET_SIMD)
#define HAVE_aarch64_sqshldi (TARGET_SIMD)
#define HAVE_aarch64_uqshldi (TARGET_SIMD)
#define HAVE_aarch64_sqrshldi (TARGET_SIMD)
#define HAVE_aarch64_uqrshldi (TARGET_SIMD)
#define HAVE_aarch64_sshll_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_ushll_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_sshll_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_ushll_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_sshll_nv2si (TARGET_SIMD)
#define HAVE_aarch64_ushll_nv2si (TARGET_SIMD)
#define HAVE_aarch64_sshll2_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_ushll2_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_sshll2_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_ushll2_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sshll2_nv4si (TARGET_SIMD)
#define HAVE_aarch64_ushll2_nv4si (TARGET_SIMD)
#define HAVE_aarch64_srshr_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_urshr_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_srshr_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_urshr_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_srshr_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_urshr_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_srshr_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_urshr_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_srshr_nv2si (TARGET_SIMD)
#define HAVE_aarch64_urshr_nv2si (TARGET_SIMD)
#define HAVE_aarch64_srshr_nv4si (TARGET_SIMD)
#define HAVE_aarch64_urshr_nv4si (TARGET_SIMD)
#define HAVE_aarch64_srshr_nv2di (TARGET_SIMD)
#define HAVE_aarch64_urshr_nv2di (TARGET_SIMD)
#define HAVE_aarch64_srshr_ndi (TARGET_SIMD)
#define HAVE_aarch64_urshr_ndi (TARGET_SIMD)
#define HAVE_aarch64_ssra_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_usra_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_srsra_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_ursra_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_ssra_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_usra_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_srsra_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_ursra_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_ssra_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_usra_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_srsra_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_ursra_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_ssra_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_usra_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_srsra_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_ursra_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_ssra_nv2si (TARGET_SIMD)
#define HAVE_aarch64_usra_nv2si (TARGET_SIMD)
#define HAVE_aarch64_srsra_nv2si (TARGET_SIMD)
#define HAVE_aarch64_ursra_nv2si (TARGET_SIMD)
#define HAVE_aarch64_ssra_nv4si (TARGET_SIMD)
#define HAVE_aarch64_usra_nv4si (TARGET_SIMD)
#define HAVE_aarch64_srsra_nv4si (TARGET_SIMD)
#define HAVE_aarch64_ursra_nv4si (TARGET_SIMD)
#define HAVE_aarch64_ssra_nv2di (TARGET_SIMD)
#define HAVE_aarch64_usra_nv2di (TARGET_SIMD)
#define HAVE_aarch64_srsra_nv2di (TARGET_SIMD)
#define HAVE_aarch64_ursra_nv2di (TARGET_SIMD)
#define HAVE_aarch64_ssra_ndi (TARGET_SIMD)
#define HAVE_aarch64_usra_ndi (TARGET_SIMD)
#define HAVE_aarch64_srsra_ndi (TARGET_SIMD)
#define HAVE_aarch64_ursra_ndi (TARGET_SIMD)
#define HAVE_aarch64_ssli_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_usli_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_ssri_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_usri_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_ssli_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_usli_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_ssri_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_usri_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_ssli_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_usli_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_ssri_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_usri_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_ssli_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_usli_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_ssri_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_usri_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_ssli_nv2si (TARGET_SIMD)
#define HAVE_aarch64_usli_nv2si (TARGET_SIMD)
#define HAVE_aarch64_ssri_nv2si (TARGET_SIMD)
#define HAVE_aarch64_usri_nv2si (TARGET_SIMD)
#define HAVE_aarch64_ssli_nv4si (TARGET_SIMD)
#define HAVE_aarch64_usli_nv4si (TARGET_SIMD)
#define HAVE_aarch64_ssri_nv4si (TARGET_SIMD)
#define HAVE_aarch64_usri_nv4si (TARGET_SIMD)
#define HAVE_aarch64_ssli_nv2di (TARGET_SIMD)
#define HAVE_aarch64_usli_nv2di (TARGET_SIMD)
#define HAVE_aarch64_ssri_nv2di (TARGET_SIMD)
#define HAVE_aarch64_usri_nv2di (TARGET_SIMD)
#define HAVE_aarch64_ssli_ndi (TARGET_SIMD)
#define HAVE_aarch64_usli_ndi (TARGET_SIMD)
#define HAVE_aarch64_ssri_ndi (TARGET_SIMD)
#define HAVE_aarch64_usri_ndi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nv8qi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nv16qi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nv4hi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nv2si (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nv2si (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nv2si (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nv4si (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nv2di (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nv2di (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nv2di (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nqi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nqi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nqi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nhi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nhi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nhi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_nsi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_nsi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_nsi (TARGET_SIMD)
#define HAVE_aarch64_sqshlu_ndi (TARGET_SIMD)
#define HAVE_aarch64_sqshl_ndi (TARGET_SIMD)
#define HAVE_aarch64_uqshl_ndi (TARGET_SIMD)
#define HAVE_aarch64_sqshrun_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrun_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqshrn_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqshrn_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrn_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_uqrshrn_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqshrun_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqrshrun_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqshrn_nv4si (TARGET_SIMD)
#define HAVE_aarch64_uqshrn_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqrshrn_nv4si (TARGET_SIMD)
#define HAVE_aarch64_uqrshrn_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqshrun_nv2di (TARGET_SIMD)
#define HAVE_aarch64_sqrshrun_nv2di (TARGET_SIMD)
#define HAVE_aarch64_sqshrn_nv2di (TARGET_SIMD)
#define HAVE_aarch64_uqshrn_nv2di (TARGET_SIMD)
#define HAVE_aarch64_sqrshrn_nv2di (TARGET_SIMD)
#define HAVE_aarch64_uqrshrn_nv2di (TARGET_SIMD)
#define HAVE_aarch64_sqshrun_nhi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrun_nhi (TARGET_SIMD)
#define HAVE_aarch64_sqshrn_nhi (TARGET_SIMD)
#define HAVE_aarch64_uqshrn_nhi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrn_nhi (TARGET_SIMD)
#define HAVE_aarch64_uqrshrn_nhi (TARGET_SIMD)
#define HAVE_aarch64_sqshrun_nsi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrun_nsi (TARGET_SIMD)
#define HAVE_aarch64_sqshrn_nsi (TARGET_SIMD)
#define HAVE_aarch64_uqshrn_nsi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrn_nsi (TARGET_SIMD)
#define HAVE_aarch64_uqrshrn_nsi (TARGET_SIMD)
#define HAVE_aarch64_sqshrun_ndi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrun_ndi (TARGET_SIMD)
#define HAVE_aarch64_sqshrn_ndi (TARGET_SIMD)
#define HAVE_aarch64_uqshrn_ndi (TARGET_SIMD)
#define HAVE_aarch64_sqrshrn_ndi (TARGET_SIMD)
#define HAVE_aarch64_uqrshrn_ndi (TARGET_SIMD)
#define HAVE_aarch64_cmltv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmlev8qi (TARGET_SIMD)
#define HAVE_aarch64_cmeqv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmgev8qi (TARGET_SIMD)
#define HAVE_aarch64_cmgtv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmltv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmlev16qi (TARGET_SIMD)
#define HAVE_aarch64_cmeqv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmgev16qi (TARGET_SIMD)
#define HAVE_aarch64_cmgtv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmltv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmlev4hi (TARGET_SIMD)
#define HAVE_aarch64_cmeqv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmgev4hi (TARGET_SIMD)
#define HAVE_aarch64_cmgtv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmltv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmlev8hi (TARGET_SIMD)
#define HAVE_aarch64_cmeqv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmgev8hi (TARGET_SIMD)
#define HAVE_aarch64_cmgtv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmltv2si (TARGET_SIMD)
#define HAVE_aarch64_cmlev2si (TARGET_SIMD)
#define HAVE_aarch64_cmeqv2si (TARGET_SIMD)
#define HAVE_aarch64_cmgev2si (TARGET_SIMD)
#define HAVE_aarch64_cmgtv2si (TARGET_SIMD)
#define HAVE_aarch64_cmltv4si (TARGET_SIMD)
#define HAVE_aarch64_cmlev4si (TARGET_SIMD)
#define HAVE_aarch64_cmeqv4si (TARGET_SIMD)
#define HAVE_aarch64_cmgev4si (TARGET_SIMD)
#define HAVE_aarch64_cmgtv4si (TARGET_SIMD)
#define HAVE_aarch64_cmltv2di (TARGET_SIMD)
#define HAVE_aarch64_cmlev2di (TARGET_SIMD)
#define HAVE_aarch64_cmeqv2di (TARGET_SIMD)
#define HAVE_aarch64_cmgev2di (TARGET_SIMD)
#define HAVE_aarch64_cmgtv2di (TARGET_SIMD)
#define HAVE_aarch64_cmltdi (TARGET_SIMD)
#define HAVE_aarch64_cmledi (TARGET_SIMD)
#define HAVE_aarch64_cmeqdi (TARGET_SIMD)
#define HAVE_aarch64_cmgedi (TARGET_SIMD)
#define HAVE_aarch64_cmgtdi (TARGET_SIMD)
#define HAVE_aarch64_cmltuv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmleuv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmgeuv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmgtuv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmltuv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmleuv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmgeuv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmgtuv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmltuv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmleuv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmgeuv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmgtuv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmltuv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmleuv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmgeuv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmgtuv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmltuv2si (TARGET_SIMD)
#define HAVE_aarch64_cmleuv2si (TARGET_SIMD)
#define HAVE_aarch64_cmgeuv2si (TARGET_SIMD)
#define HAVE_aarch64_cmgtuv2si (TARGET_SIMD)
#define HAVE_aarch64_cmltuv4si (TARGET_SIMD)
#define HAVE_aarch64_cmleuv4si (TARGET_SIMD)
#define HAVE_aarch64_cmgeuv4si (TARGET_SIMD)
#define HAVE_aarch64_cmgtuv4si (TARGET_SIMD)
#define HAVE_aarch64_cmltuv2di (TARGET_SIMD)
#define HAVE_aarch64_cmleuv2di (TARGET_SIMD)
#define HAVE_aarch64_cmgeuv2di (TARGET_SIMD)
#define HAVE_aarch64_cmgtuv2di (TARGET_SIMD)
#define HAVE_aarch64_cmltudi (TARGET_SIMD)
#define HAVE_aarch64_cmleudi (TARGET_SIMD)
#define HAVE_aarch64_cmgeudi (TARGET_SIMD)
#define HAVE_aarch64_cmgtudi (TARGET_SIMD)
#define HAVE_aarch64_cmtstv8qi (TARGET_SIMD)
#define HAVE_aarch64_cmtstv16qi (TARGET_SIMD)
#define HAVE_aarch64_cmtstv4hi (TARGET_SIMD)
#define HAVE_aarch64_cmtstv8hi (TARGET_SIMD)
#define HAVE_aarch64_cmtstv2si (TARGET_SIMD)
#define HAVE_aarch64_cmtstv4si (TARGET_SIMD)
#define HAVE_aarch64_cmtstv2di (TARGET_SIMD)
#define HAVE_aarch64_cmtstdi (TARGET_SIMD)
#define HAVE_aarch64_cmltv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmlev4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmeqv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmgev4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmgtv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmltv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmlev8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmeqv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmgev8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmgtv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmltv2sf (TARGET_SIMD)
#define HAVE_aarch64_cmlev2sf (TARGET_SIMD)
#define HAVE_aarch64_cmeqv2sf (TARGET_SIMD)
#define HAVE_aarch64_cmgev2sf (TARGET_SIMD)
#define HAVE_aarch64_cmgtv2sf (TARGET_SIMD)
#define HAVE_aarch64_cmltv4sf (TARGET_SIMD)
#define HAVE_aarch64_cmlev4sf (TARGET_SIMD)
#define HAVE_aarch64_cmeqv4sf (TARGET_SIMD)
#define HAVE_aarch64_cmgev4sf (TARGET_SIMD)
#define HAVE_aarch64_cmgtv4sf (TARGET_SIMD)
#define HAVE_aarch64_cmltv2df (TARGET_SIMD)
#define HAVE_aarch64_cmlev2df (TARGET_SIMD)
#define HAVE_aarch64_cmeqv2df (TARGET_SIMD)
#define HAVE_aarch64_cmgev2df (TARGET_SIMD)
#define HAVE_aarch64_cmgtv2df (TARGET_SIMD)
#define HAVE_aarch64_cmlthf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmlehf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmeqhf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmgehf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmgthf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_cmltsf (TARGET_SIMD)
#define HAVE_aarch64_cmlesf (TARGET_SIMD)
#define HAVE_aarch64_cmeqsf (TARGET_SIMD)
#define HAVE_aarch64_cmgesf (TARGET_SIMD)
#define HAVE_aarch64_cmgtsf (TARGET_SIMD)
#define HAVE_aarch64_cmltdf (TARGET_SIMD)
#define HAVE_aarch64_cmledf (TARGET_SIMD)
#define HAVE_aarch64_cmeqdf (TARGET_SIMD)
#define HAVE_aarch64_cmgedf (TARGET_SIMD)
#define HAVE_aarch64_cmgtdf (TARGET_SIMD)
#define HAVE_aarch64_facltv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_faclev4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facgev4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facgtv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facltv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_faclev8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facgev8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facgtv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facltv2sf (TARGET_SIMD)
#define HAVE_aarch64_faclev2sf (TARGET_SIMD)
#define HAVE_aarch64_facgev2sf (TARGET_SIMD)
#define HAVE_aarch64_facgtv2sf (TARGET_SIMD)
#define HAVE_aarch64_facltv4sf (TARGET_SIMD)
#define HAVE_aarch64_faclev4sf (TARGET_SIMD)
#define HAVE_aarch64_facgev4sf (TARGET_SIMD)
#define HAVE_aarch64_facgtv4sf (TARGET_SIMD)
#define HAVE_aarch64_facltv2df (TARGET_SIMD)
#define HAVE_aarch64_faclev2df (TARGET_SIMD)
#define HAVE_aarch64_facgev2df (TARGET_SIMD)
#define HAVE_aarch64_facgtv2df (TARGET_SIMD)
#define HAVE_aarch64_faclthf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_faclehf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facgehf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facgthf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_facltsf (TARGET_SIMD)
#define HAVE_aarch64_faclesf (TARGET_SIMD)
#define HAVE_aarch64_facgesf (TARGET_SIMD)
#define HAVE_aarch64_facgtsf (TARGET_SIMD)
#define HAVE_aarch64_facltdf (TARGET_SIMD)
#define HAVE_aarch64_facledf (TARGET_SIMD)
#define HAVE_aarch64_facgedf (TARGET_SIMD)
#define HAVE_aarch64_facgtdf (TARGET_SIMD)
#define HAVE_aarch64_addpv8qi (TARGET_SIMD)
#define HAVE_aarch64_addpv4hi (TARGET_SIMD)
#define HAVE_aarch64_addpv2si (TARGET_SIMD)
#define HAVE_aarch64_addpdi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2v2di (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2v4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2v2df (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv4hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rv2df (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rdi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld2rdf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanedi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesoi_lanedf (TARGET_SIMD)
#define HAVE_aarch64_simd_st2v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_st2v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_st2v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_st2v2di (TARGET_SIMD)
#define HAVE_aarch64_simd_st2v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_st2v4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_st2v2df (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanedi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesoi_lanedf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3v2di (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3v4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3v2df (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv4hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rv2df (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rdi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld3rdf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanedi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesci_lanedf (TARGET_SIMD)
#define HAVE_aarch64_simd_st3v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_st3v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_st3v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_st3v2di (TARGET_SIMD)
#define HAVE_aarch64_simd_st3v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_st3v4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_st3v2df (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanedi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesci_lanedf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4v2di (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4v4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4v2df (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv4hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rv2df (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rdi (TARGET_SIMD)
#define HAVE_aarch64_simd_ld4rdf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanedi (TARGET_SIMD)
#define HAVE_aarch64_vec_load_lanesxi_lanedf (TARGET_SIMD)
#define HAVE_aarch64_simd_st4v16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_st4v8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_st4v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_st4v2di (TARGET_SIMD)
#define HAVE_aarch64_simd_st4v8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_st4v4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_st4v2df (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanedi (TARGET_SIMD)
#define HAVE_aarch64_vec_store_lanesxi_lanedf (TARGET_SIMD)
#define HAVE_aarch64_rev_reglistoi (TARGET_SIMD)
#define HAVE_aarch64_rev_reglistci (TARGET_SIMD)
#define HAVE_aarch64_rev_reglistxi (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v8qi (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v16qi (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v4hi (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v8hi (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v2si (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v4si (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v2di (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v4hf (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v8hf (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v2sf (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v4sf (TARGET_SIMD)
#define HAVE_aarch64_be_ld1v2df (TARGET_SIMD)
#define HAVE_aarch64_be_ld1di (TARGET_SIMD)
#define HAVE_aarch64_be_st1v8qi (TARGET_SIMD)
#define HAVE_aarch64_be_st1v16qi (TARGET_SIMD)
#define HAVE_aarch64_be_st1v4hi (TARGET_SIMD)
#define HAVE_aarch64_be_st1v8hi (TARGET_SIMD)
#define HAVE_aarch64_be_st1v2si (TARGET_SIMD)
#define HAVE_aarch64_be_st1v4si (TARGET_SIMD)
#define HAVE_aarch64_be_st1v2di (TARGET_SIMD)
#define HAVE_aarch64_be_st1v4hf (TARGET_SIMD)
#define HAVE_aarch64_be_st1v8hf (TARGET_SIMD)
#define HAVE_aarch64_be_st1v2sf (TARGET_SIMD)
#define HAVE_aarch64_be_st1v4sf (TARGET_SIMD)
#define HAVE_aarch64_be_st1v2df (TARGET_SIMD)
#define HAVE_aarch64_be_st1di (TARGET_SIMD)
#define HAVE_aarch64_ld2v8qi_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v4hi_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v4hf_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v2si_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v2sf_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v8qi_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v4hi_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v4hf_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v2si_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2v2sf_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2di_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2df_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2di_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld2df_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v8qi_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v4hi_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v4hf_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v2si_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v2sf_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v8qi_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v4hi_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v4hf_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v2si_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3v2sf_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3di_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3df_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3di_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld3df_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v8qi_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v4hi_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v4hf_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v2si_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v2sf_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v8qi_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v4hi_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v4hf_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v2si_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4v2sf_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4di_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4df_dreg_le (TARGET_SIMD && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4di_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_ld4df_dreg_be (TARGET_SIMD && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_tbl1v8qi (TARGET_SIMD)
#define HAVE_aarch64_tbl1v16qi (TARGET_SIMD)
#define HAVE_aarch64_tbl2v16qi (TARGET_SIMD)
#define HAVE_aarch64_tbl3v8qi (TARGET_SIMD)
#define HAVE_aarch64_tbl3v16qi (TARGET_SIMD)
#define HAVE_aarch64_tbx4v8qi (TARGET_SIMD)
#define HAVE_aarch64_tbx4v16qi (TARGET_SIMD)
#define HAVE_aarch64_qtbl3v8qi (TARGET_SIMD)
#define HAVE_aarch64_qtbl3v16qi (TARGET_SIMD)
#define HAVE_aarch64_qtbx3v8qi (TARGET_SIMD)
#define HAVE_aarch64_qtbx3v16qi (TARGET_SIMD)
#define HAVE_aarch64_qtbl4v8qi (TARGET_SIMD)
#define HAVE_aarch64_qtbl4v16qi (TARGET_SIMD)
#define HAVE_aarch64_qtbx4v8qi (TARGET_SIMD)
#define HAVE_aarch64_qtbx4v16qi (TARGET_SIMD)
#define HAVE_aarch64_combinev16qi (TARGET_SIMD)
#define HAVE_aarch64_zip1v8qi (TARGET_SIMD)
#define HAVE_aarch64_zip2v8qi (TARGET_SIMD)
#define HAVE_aarch64_trn1v8qi (TARGET_SIMD)
#define HAVE_aarch64_trn2v8qi (TARGET_SIMD)
#define HAVE_aarch64_uzp1v8qi (TARGET_SIMD)
#define HAVE_aarch64_uzp2v8qi (TARGET_SIMD)
#define HAVE_aarch64_zip1v16qi (TARGET_SIMD)
#define HAVE_aarch64_zip2v16qi (TARGET_SIMD)
#define HAVE_aarch64_trn1v16qi (TARGET_SIMD)
#define HAVE_aarch64_trn2v16qi (TARGET_SIMD)
#define HAVE_aarch64_uzp1v16qi (TARGET_SIMD)
#define HAVE_aarch64_uzp2v16qi (TARGET_SIMD)
#define HAVE_aarch64_zip1v4hi (TARGET_SIMD)
#define HAVE_aarch64_zip2v4hi (TARGET_SIMD)
#define HAVE_aarch64_trn1v4hi (TARGET_SIMD)
#define HAVE_aarch64_trn2v4hi (TARGET_SIMD)
#define HAVE_aarch64_uzp1v4hi (TARGET_SIMD)
#define HAVE_aarch64_uzp2v4hi (TARGET_SIMD)
#define HAVE_aarch64_zip1v8hi (TARGET_SIMD)
#define HAVE_aarch64_zip2v8hi (TARGET_SIMD)
#define HAVE_aarch64_trn1v8hi (TARGET_SIMD)
#define HAVE_aarch64_trn2v8hi (TARGET_SIMD)
#define HAVE_aarch64_uzp1v8hi (TARGET_SIMD)
#define HAVE_aarch64_uzp2v8hi (TARGET_SIMD)
#define HAVE_aarch64_zip1v2si (TARGET_SIMD)
#define HAVE_aarch64_zip2v2si (TARGET_SIMD)
#define HAVE_aarch64_trn1v2si (TARGET_SIMD)
#define HAVE_aarch64_trn2v2si (TARGET_SIMD)
#define HAVE_aarch64_uzp1v2si (TARGET_SIMD)
#define HAVE_aarch64_uzp2v2si (TARGET_SIMD)
#define HAVE_aarch64_zip1v4si (TARGET_SIMD)
#define HAVE_aarch64_zip2v4si (TARGET_SIMD)
#define HAVE_aarch64_trn1v4si (TARGET_SIMD)
#define HAVE_aarch64_trn2v4si (TARGET_SIMD)
#define HAVE_aarch64_uzp1v4si (TARGET_SIMD)
#define HAVE_aarch64_uzp2v4si (TARGET_SIMD)
#define HAVE_aarch64_zip1v2di (TARGET_SIMD)
#define HAVE_aarch64_zip2v2di (TARGET_SIMD)
#define HAVE_aarch64_trn1v2di (TARGET_SIMD)
#define HAVE_aarch64_trn2v2di (TARGET_SIMD)
#define HAVE_aarch64_uzp1v2di (TARGET_SIMD)
#define HAVE_aarch64_uzp2v2di (TARGET_SIMD)
#define HAVE_aarch64_zip1v4hf (TARGET_SIMD)
#define HAVE_aarch64_zip2v4hf (TARGET_SIMD)
#define HAVE_aarch64_trn1v4hf (TARGET_SIMD)
#define HAVE_aarch64_trn2v4hf (TARGET_SIMD)
#define HAVE_aarch64_uzp1v4hf (TARGET_SIMD)
#define HAVE_aarch64_uzp2v4hf (TARGET_SIMD)
#define HAVE_aarch64_zip1v8hf (TARGET_SIMD)
#define HAVE_aarch64_zip2v8hf (TARGET_SIMD)
#define HAVE_aarch64_trn1v8hf (TARGET_SIMD)
#define HAVE_aarch64_trn2v8hf (TARGET_SIMD)
#define HAVE_aarch64_uzp1v8hf (TARGET_SIMD)
#define HAVE_aarch64_uzp2v8hf (TARGET_SIMD)
#define HAVE_aarch64_zip1v2sf (TARGET_SIMD)
#define HAVE_aarch64_zip2v2sf (TARGET_SIMD)
#define HAVE_aarch64_trn1v2sf (TARGET_SIMD)
#define HAVE_aarch64_trn2v2sf (TARGET_SIMD)
#define HAVE_aarch64_uzp1v2sf (TARGET_SIMD)
#define HAVE_aarch64_uzp2v2sf (TARGET_SIMD)
#define HAVE_aarch64_zip1v4sf (TARGET_SIMD)
#define HAVE_aarch64_zip2v4sf (TARGET_SIMD)
#define HAVE_aarch64_trn1v4sf (TARGET_SIMD)
#define HAVE_aarch64_trn2v4sf (TARGET_SIMD)
#define HAVE_aarch64_uzp1v4sf (TARGET_SIMD)
#define HAVE_aarch64_uzp2v4sf (TARGET_SIMD)
#define HAVE_aarch64_zip1v2df (TARGET_SIMD)
#define HAVE_aarch64_zip2v2df (TARGET_SIMD)
#define HAVE_aarch64_trn1v2df (TARGET_SIMD)
#define HAVE_aarch64_trn2v2df (TARGET_SIMD)
#define HAVE_aarch64_uzp1v2df (TARGET_SIMD)
#define HAVE_aarch64_uzp2v2df (TARGET_SIMD)
#define HAVE_aarch64_extv8qi (TARGET_SIMD)
#define HAVE_aarch64_extv16qi (TARGET_SIMD)
#define HAVE_aarch64_extv4hi (TARGET_SIMD)
#define HAVE_aarch64_extv8hi (TARGET_SIMD)
#define HAVE_aarch64_extv2si (TARGET_SIMD)
#define HAVE_aarch64_extv4si (TARGET_SIMD)
#define HAVE_aarch64_extv2di (TARGET_SIMD)
#define HAVE_aarch64_extv4hf (TARGET_SIMD)
#define HAVE_aarch64_extv8hf (TARGET_SIMD)
#define HAVE_aarch64_extv2sf (TARGET_SIMD)
#define HAVE_aarch64_extv4sf (TARGET_SIMD)
#define HAVE_aarch64_extv2df (TARGET_SIMD)
#define HAVE_aarch64_rev64v8qi (TARGET_SIMD)
#define HAVE_aarch64_rev32v8qi (TARGET_SIMD)
#define HAVE_aarch64_rev16v8qi (TARGET_SIMD)
#define HAVE_aarch64_rev64v16qi (TARGET_SIMD)
#define HAVE_aarch64_rev32v16qi (TARGET_SIMD)
#define HAVE_aarch64_rev16v16qi (TARGET_SIMD)
#define HAVE_aarch64_rev64v4hi (TARGET_SIMD)
#define HAVE_aarch64_rev32v4hi (TARGET_SIMD)
#define HAVE_aarch64_rev16v4hi (TARGET_SIMD)
#define HAVE_aarch64_rev64v8hi (TARGET_SIMD)
#define HAVE_aarch64_rev32v8hi (TARGET_SIMD)
#define HAVE_aarch64_rev16v8hi (TARGET_SIMD)
#define HAVE_aarch64_rev64v2si (TARGET_SIMD)
#define HAVE_aarch64_rev32v2si (TARGET_SIMD)
#define HAVE_aarch64_rev16v2si (TARGET_SIMD)
#define HAVE_aarch64_rev64v4si (TARGET_SIMD)
#define HAVE_aarch64_rev32v4si (TARGET_SIMD)
#define HAVE_aarch64_rev16v4si (TARGET_SIMD)
#define HAVE_aarch64_rev64v2di (TARGET_SIMD)
#define HAVE_aarch64_rev32v2di (TARGET_SIMD)
#define HAVE_aarch64_rev16v2di (TARGET_SIMD)
#define HAVE_aarch64_rev64v4hf (TARGET_SIMD)
#define HAVE_aarch64_rev32v4hf (TARGET_SIMD)
#define HAVE_aarch64_rev16v4hf (TARGET_SIMD)
#define HAVE_aarch64_rev64v8hf (TARGET_SIMD)
#define HAVE_aarch64_rev32v8hf (TARGET_SIMD)
#define HAVE_aarch64_rev16v8hf (TARGET_SIMD)
#define HAVE_aarch64_rev64v2sf (TARGET_SIMD)
#define HAVE_aarch64_rev32v2sf (TARGET_SIMD)
#define HAVE_aarch64_rev16v2sf (TARGET_SIMD)
#define HAVE_aarch64_rev64v4sf (TARGET_SIMD)
#define HAVE_aarch64_rev32v4sf (TARGET_SIMD)
#define HAVE_aarch64_rev16v4sf (TARGET_SIMD)
#define HAVE_aarch64_rev64v2df (TARGET_SIMD)
#define HAVE_aarch64_rev32v2df (TARGET_SIMD)
#define HAVE_aarch64_rev16v2df (TARGET_SIMD)
#define HAVE_aarch64_st2v8qi_dreg (TARGET_SIMD)
#define HAVE_aarch64_st2v4hi_dreg (TARGET_SIMD)
#define HAVE_aarch64_st2v4hf_dreg (TARGET_SIMD)
#define HAVE_aarch64_st2v2si_dreg (TARGET_SIMD)
#define HAVE_aarch64_st2v2sf_dreg (TARGET_SIMD)
#define HAVE_aarch64_st2di_dreg (TARGET_SIMD)
#define HAVE_aarch64_st2df_dreg (TARGET_SIMD)
#define HAVE_aarch64_st3v8qi_dreg (TARGET_SIMD)
#define HAVE_aarch64_st3v4hi_dreg (TARGET_SIMD)
#define HAVE_aarch64_st3v4hf_dreg (TARGET_SIMD)
#define HAVE_aarch64_st3v2si_dreg (TARGET_SIMD)
#define HAVE_aarch64_st3v2sf_dreg (TARGET_SIMD)
#define HAVE_aarch64_st3di_dreg (TARGET_SIMD)
#define HAVE_aarch64_st3df_dreg (TARGET_SIMD)
#define HAVE_aarch64_st4v8qi_dreg (TARGET_SIMD)
#define HAVE_aarch64_st4v4hi_dreg (TARGET_SIMD)
#define HAVE_aarch64_st4v4hf_dreg (TARGET_SIMD)
#define HAVE_aarch64_st4v2si_dreg (TARGET_SIMD)
#define HAVE_aarch64_st4v2sf_dreg (TARGET_SIMD)
#define HAVE_aarch64_st4di_dreg (TARGET_SIMD)
#define HAVE_aarch64_st4df_dreg (TARGET_SIMD)
#define HAVE_aarch64_frecpev4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_frecpev8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_frecpev2sf (TARGET_SIMD)
#define HAVE_aarch64_frecpev4sf (TARGET_SIMD)
#define HAVE_aarch64_frecpev2df (TARGET_SIMD)
#define HAVE_aarch64_frecpehf ((TARGET_SIMD) && (AARCH64_ISA_F16))
#define HAVE_aarch64_frecpxhf ((TARGET_SIMD) && (AARCH64_ISA_F16))
#define HAVE_aarch64_frecpesf (TARGET_SIMD)
#define HAVE_aarch64_frecpxsf (TARGET_SIMD)
#define HAVE_aarch64_frecpedf (TARGET_SIMD)
#define HAVE_aarch64_frecpxdf (TARGET_SIMD)
#define HAVE_aarch64_frecpsv4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_frecpsv8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_frecpsv2sf (TARGET_SIMD)
#define HAVE_aarch64_frecpsv4sf (TARGET_SIMD)
#define HAVE_aarch64_frecpsv2df (TARGET_SIMD)
#define HAVE_aarch64_frecpshf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_aarch64_frecpssf (TARGET_SIMD)
#define HAVE_aarch64_frecpsdf (TARGET_SIMD)
#define HAVE_aarch64_urecpev2si (TARGET_SIMD)
#define HAVE_aarch64_urecpev4si (TARGET_SIMD)
#define HAVE_aarch64_crypto_aesev16qi (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_aesdv16qi (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_aesmcv16qi (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_aesimcv16qi (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha1hsi (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha1hv4si (TARGET_SIMD && TARGET_CRYPTO && !BYTES_BIG_ENDIAN)
#define HAVE_aarch64_be_crypto_sha1hv4si (TARGET_SIMD && TARGET_CRYPTO && BYTES_BIG_ENDIAN)
#define HAVE_aarch64_crypto_sha1su1v4si (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha1cv4si (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha1mv4si (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha1pv4si (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha1su0v4si (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha256hv4si (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha256h2v4si (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha256su0v4si (TARGET_SIMD &&TARGET_CRYPTO)
#define HAVE_aarch64_crypto_sha256su1v4si (TARGET_SIMD &&TARGET_CRYPTO)
#define HAVE_aarch64_crypto_pmulldi (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_crypto_pmullv2di (TARGET_SIMD && TARGET_CRYPTO)
#define HAVE_aarch64_compare_and_swapqi 1
#define HAVE_aarch64_compare_and_swaphi 1
#define HAVE_aarch64_compare_and_swapsi 1
#define HAVE_aarch64_compare_and_swapdi 1
#define HAVE_aarch64_compare_and_swapqi_lse (TARGET_LSE)
#define HAVE_aarch64_compare_and_swaphi_lse (TARGET_LSE)
#define HAVE_aarch64_compare_and_swapsi_lse (TARGET_LSE)
#define HAVE_aarch64_compare_and_swapdi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_exchangeqi 1
#define HAVE_aarch64_atomic_exchangehi 1
#define HAVE_aarch64_atomic_exchangesi 1
#define HAVE_aarch64_atomic_exchangedi 1
#define HAVE_aarch64_atomic_exchangeqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_exchangehi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_exchangesi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_exchangedi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_addqi 1
#define HAVE_aarch64_atomic_subqi 1
#define HAVE_aarch64_atomic_orqi 1
#define HAVE_aarch64_atomic_xorqi 1
#define HAVE_aarch64_atomic_andqi 1
#define HAVE_aarch64_atomic_addhi 1
#define HAVE_aarch64_atomic_subhi 1
#define HAVE_aarch64_atomic_orhi 1
#define HAVE_aarch64_atomic_xorhi 1
#define HAVE_aarch64_atomic_andhi 1
#define HAVE_aarch64_atomic_addsi 1
#define HAVE_aarch64_atomic_subsi 1
#define HAVE_aarch64_atomic_orsi 1
#define HAVE_aarch64_atomic_xorsi 1
#define HAVE_aarch64_atomic_andsi 1
#define HAVE_aarch64_atomic_adddi 1
#define HAVE_aarch64_atomic_subdi 1
#define HAVE_aarch64_atomic_ordi 1
#define HAVE_aarch64_atomic_xordi 1
#define HAVE_aarch64_atomic_anddi 1
#define HAVE_aarch64_atomic_addqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_subqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_orqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xorqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_andqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_addhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_subhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_orhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xorhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_andhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_addsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_subsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_orsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xorsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_andsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_adddi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_subdi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_ordi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xordi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_anddi_lse (TARGET_LSE)
#define HAVE_atomic_nandqi 1
#define HAVE_atomic_nandhi 1
#define HAVE_atomic_nandsi 1
#define HAVE_atomic_nanddi 1
#define HAVE_aarch64_atomic_fetch_addqi 1
#define HAVE_aarch64_atomic_fetch_subqi 1
#define HAVE_aarch64_atomic_fetch_orqi 1
#define HAVE_aarch64_atomic_fetch_xorqi 1
#define HAVE_aarch64_atomic_fetch_andqi 1
#define HAVE_aarch64_atomic_fetch_addhi 1
#define HAVE_aarch64_atomic_fetch_subhi 1
#define HAVE_aarch64_atomic_fetch_orhi 1
#define HAVE_aarch64_atomic_fetch_xorhi 1
#define HAVE_aarch64_atomic_fetch_andhi 1
#define HAVE_aarch64_atomic_fetch_addsi 1
#define HAVE_aarch64_atomic_fetch_subsi 1
#define HAVE_aarch64_atomic_fetch_orsi 1
#define HAVE_aarch64_atomic_fetch_xorsi 1
#define HAVE_aarch64_atomic_fetch_andsi 1
#define HAVE_aarch64_atomic_fetch_adddi 1
#define HAVE_aarch64_atomic_fetch_subdi 1
#define HAVE_aarch64_atomic_fetch_ordi 1
#define HAVE_aarch64_atomic_fetch_xordi 1
#define HAVE_aarch64_atomic_fetch_anddi 1
#define HAVE_aarch64_atomic_fetch_addqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_subqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_orqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_xorqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_andqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_addhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_subhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_orhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_xorhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_andhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_addsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_subsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_orsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_xorsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_andsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_adddi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_subdi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_ordi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_xordi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_fetch_anddi_lse (TARGET_LSE)
#define HAVE_atomic_fetch_nandqi 1
#define HAVE_atomic_fetch_nandhi 1
#define HAVE_atomic_fetch_nandsi 1
#define HAVE_atomic_fetch_nanddi 1
#define HAVE_aarch64_atomic_add_fetchqi 1
#define HAVE_aarch64_atomic_sub_fetchqi 1
#define HAVE_aarch64_atomic_or_fetchqi 1
#define HAVE_aarch64_atomic_xor_fetchqi 1
#define HAVE_aarch64_atomic_and_fetchqi 1
#define HAVE_aarch64_atomic_add_fetchhi 1
#define HAVE_aarch64_atomic_sub_fetchhi 1
#define HAVE_aarch64_atomic_or_fetchhi 1
#define HAVE_aarch64_atomic_xor_fetchhi 1
#define HAVE_aarch64_atomic_and_fetchhi 1
#define HAVE_aarch64_atomic_add_fetchsi 1
#define HAVE_aarch64_atomic_sub_fetchsi 1
#define HAVE_aarch64_atomic_or_fetchsi 1
#define HAVE_aarch64_atomic_xor_fetchsi 1
#define HAVE_aarch64_atomic_and_fetchsi 1
#define HAVE_aarch64_atomic_add_fetchdi 1
#define HAVE_aarch64_atomic_sub_fetchdi 1
#define HAVE_aarch64_atomic_or_fetchdi 1
#define HAVE_aarch64_atomic_xor_fetchdi 1
#define HAVE_aarch64_atomic_and_fetchdi 1
#define HAVE_aarch64_atomic_add_fetchqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_sub_fetchqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_or_fetchqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xor_fetchqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_and_fetchqi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_add_fetchhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_sub_fetchhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_or_fetchhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xor_fetchhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_and_fetchhi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_add_fetchsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_sub_fetchsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_or_fetchsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xor_fetchsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_and_fetchsi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_add_fetchdi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_sub_fetchdi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_or_fetchdi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_xor_fetchdi_lse (TARGET_LSE)
#define HAVE_aarch64_atomic_and_fetchdi_lse (TARGET_LSE)
#define HAVE_atomic_nand_fetchqi 1
#define HAVE_atomic_nand_fetchhi 1
#define HAVE_atomic_nand_fetchsi 1
#define HAVE_atomic_nand_fetchdi 1
#define HAVE_atomic_loadqi 1
#define HAVE_atomic_loadhi 1
#define HAVE_atomic_loadsi 1
#define HAVE_atomic_loaddi 1
#define HAVE_atomic_storeqi 1
#define HAVE_atomic_storehi 1
#define HAVE_atomic_storesi 1
#define HAVE_atomic_storedi 1
#define HAVE_aarch64_load_exclusiveqi 1
#define HAVE_aarch64_load_exclusivehi 1
#define HAVE_aarch64_load_exclusivesi 1
#define HAVE_aarch64_load_exclusivedi 1
#define HAVE_aarch64_store_exclusiveqi 1
#define HAVE_aarch64_store_exclusivehi 1
#define HAVE_aarch64_store_exclusivesi 1
#define HAVE_aarch64_store_exclusivedi 1
#define HAVE_aarch64_atomic_swpqi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_swphi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_swpsi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_swpdi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_casqi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_cashi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_cassi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_casdi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadsetqi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadclrqi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadeorqi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadaddqi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadsethi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadclrhi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadeorhi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadaddhi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadsetsi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadclrsi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadeorsi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadaddsi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadsetdi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadclrdi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadeordi (TARGET_LSE && reload_completed)
#define HAVE_aarch64_atomic_loadadddi (TARGET_LSE && reload_completed)
#define HAVE_cbranchsi4 1
#define HAVE_cbranchdi4 1
#define HAVE_cbranchsf4 1
#define HAVE_cbranchdf4 1
#define HAVE_cbranchcc4 1
#define HAVE_modsi3 1
#define HAVE_moddi3 1
#define HAVE_casesi 1
#define HAVE_prologue 1
#define HAVE_epilogue 1
#define HAVE_sibcall_epilogue 1
#define HAVE_return (aarch64_use_return_insn_p ())
#define HAVE_call 1
#define HAVE_call_value 1
#define HAVE_sibcall 1
#define HAVE_sibcall_value 1
#define HAVE_untyped_call 1
#define HAVE_movqi 1
#define HAVE_movhi 1
#define HAVE_movsi 1
#define HAVE_movdi 1
#define HAVE_movti 1
#define HAVE_movhf 1
#define HAVE_movsf 1
#define HAVE_movdf 1
#define HAVE_movtf 1
#define HAVE_movmemdi (!STRICT_ALIGNMENT)
#define HAVE_extendsidi2 1
#define HAVE_zero_extendsidi2 1
#define HAVE_extendqisi2 1
#define HAVE_zero_extendqisi2 1
#define HAVE_extendqidi2 1
#define HAVE_zero_extendqidi2 1
#define HAVE_extendhisi2 1
#define HAVE_zero_extendhisi2 1
#define HAVE_extendhidi2 1
#define HAVE_zero_extendhidi2 1
#define HAVE_extendqihi2 1
#define HAVE_zero_extendqihi2 1
#define HAVE_addsi3 1
#define HAVE_adddi3 1
#define HAVE_addti3 1
#define HAVE_addsi3_carryin 1
#define HAVE_adddi3_carryin 1
#define HAVE_subti3 1
#define HAVE_subsi3_carryin 1
#define HAVE_subdi3_carryin 1
#define HAVE_abssi2 1
#define HAVE_absdi2 1
#define HAVE_mulditi3 1
#define HAVE_umulditi3 1
#define HAVE_multi3 1
#define HAVE_cstoresi4 1
#define HAVE_cstoredi4 1
#define HAVE_cstorecc4 1
#define HAVE_cstoresf4 1
#define HAVE_cstoredf4 1
#define HAVE_cmovsi6 1
#define HAVE_cmovdi6 1
#define HAVE_cmovsf6 1
#define HAVE_cmovdf6 1
#define HAVE_movqicc 1
#define HAVE_movhicc 1
#define HAVE_movsicc 1
#define HAVE_movdicc 1
#define HAVE_movsfsicc 1
#define HAVE_movsfdicc 1
#define HAVE_movdfsicc 1
#define HAVE_movdfdicc 1
#define HAVE_movsfcc 1
#define HAVE_movdfcc 1
#define HAVE_negsicc 1
#define HAVE_notsicc 1
#define HAVE_negdicc 1
#define HAVE_notdicc 1
#define HAVE_ffssi2 1
#define HAVE_ffsdi2 1
#define HAVE_popcountsi2 (TARGET_SIMD)
#define HAVE_popcountdi2 (TARGET_SIMD)
#define HAVE_ashlsi3 1
#define HAVE_ashrsi3 1
#define HAVE_lshrsi3 1
#define HAVE_ashldi3 1
#define HAVE_ashrdi3 1
#define HAVE_lshrdi3 1
#define HAVE_ashlqi3 1
#define HAVE_ashlhi3 1
#define HAVE_rotrsi3 1
#define HAVE_rotrdi3 1
#define HAVE_rotlsi3 1
#define HAVE_rotldi3 1
#define HAVE_extv 1
#define HAVE_extzv 1
#define HAVE_insvsi 1
#define HAVE_insvdi 1
#define HAVE_floatsihf2 (TARGET_FLOAT)
#define HAVE_floatunssihf2 (TARGET_FLOAT)
#define HAVE_floatdihf2 (TARGET_FLOAT && (TARGET_FP_F16INST || TARGET_SIMD))
#define HAVE_floatunsdihf2 (TARGET_FLOAT && (TARGET_FP_F16INST || TARGET_SIMD))
#define HAVE_divhf3 ((TARGET_SIMD) && (AARCH64_ISA_F16))
#define HAVE_divsf3 (TARGET_SIMD)
#define HAVE_divdf3 (TARGET_SIMD)
#define HAVE_sqrthf2 ((TARGET_FLOAT) && (AARCH64_ISA_F16))
#define HAVE_sqrtsf2 (TARGET_FLOAT)
#define HAVE_sqrtdf2 (TARGET_FLOAT)
#define HAVE_lrintsfsi2 (TARGET_FLOAT)
#define HAVE_lrintsfdi2 (TARGET_FLOAT)
#define HAVE_lrintdfsi2 (TARGET_FLOAT)
#define HAVE_lrintdfdi2 (TARGET_FLOAT)
#define HAVE_copysigndf3 (TARGET_FLOAT && TARGET_SIMD)
#define HAVE_copysignsf3 (TARGET_FLOAT && TARGET_SIMD)
#define HAVE_aarch64_reload_movcpsfsi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpsfdi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpdfsi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpdfdi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcptfsi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcptfdi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv8qisi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv16qisi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv4hisi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv8hisi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv2sisi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv4sisi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv2disi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv2sfsi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv4sfsi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv2dfsi ((TARGET_FLOAT) && (ptr_mode == SImode || Pmode == SImode))
#define HAVE_aarch64_reload_movcpv8qidi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv16qidi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv4hidi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv8hidi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv2sidi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv4sidi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv2didi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv2sfdi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv4sfdi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movcpv2dfdi ((TARGET_FLOAT) && (ptr_mode == DImode || Pmode == DImode))
#define HAVE_aarch64_reload_movti (TARGET_FLOAT)
#define HAVE_aarch64_reload_movtf (TARGET_FLOAT)
#define HAVE_add_losym 1
#define HAVE_tlsgd_small_si (ptr_mode == SImode)
#define HAVE_tlsgd_small_di (ptr_mode == DImode)
#define HAVE_get_thread_pointerdi 1
#define HAVE_stack_protect_set 1
#define HAVE_stack_protect_test 1
#define HAVE_doloop_end (optimize > 0 && flag_modulo_sched)
#define HAVE_movv8qi (TARGET_SIMD)
#define HAVE_movv16qi (TARGET_SIMD)
#define HAVE_movv4hi (TARGET_SIMD)
#define HAVE_movv8hi (TARGET_SIMD)
#define HAVE_movv2si (TARGET_SIMD)
#define HAVE_movv4si (TARGET_SIMD)
#define HAVE_movv2di (TARGET_SIMD)
#define HAVE_movv4hf (TARGET_SIMD)
#define HAVE_movv8hf (TARGET_SIMD)
#define HAVE_movv2sf (TARGET_SIMD)
#define HAVE_movv4sf (TARGET_SIMD)
#define HAVE_movv2df (TARGET_SIMD)
#define HAVE_movmisalignv8qi (TARGET_SIMD)
#define HAVE_movmisalignv16qi (TARGET_SIMD)
#define HAVE_movmisalignv4hi (TARGET_SIMD)
#define HAVE_movmisalignv8hi (TARGET_SIMD)
#define HAVE_movmisalignv2si (TARGET_SIMD)
#define HAVE_movmisalignv4si (TARGET_SIMD)
#define HAVE_movmisalignv2di (TARGET_SIMD)
#define HAVE_movmisalignv2sf (TARGET_SIMD)
#define HAVE_movmisalignv4sf (TARGET_SIMD)
#define HAVE_movmisalignv2df (TARGET_SIMD)
#define HAVE_aarch64_split_simd_movv16qi (TARGET_SIMD)
#define HAVE_aarch64_split_simd_movv8hi (TARGET_SIMD)
#define HAVE_aarch64_split_simd_movv4si (TARGET_SIMD)
#define HAVE_aarch64_split_simd_movv2di (TARGET_SIMD)
#define HAVE_aarch64_split_simd_movv8hf (TARGET_SIMD)
#define HAVE_aarch64_split_simd_movv4sf (TARGET_SIMD)
#define HAVE_aarch64_split_simd_movv2df (TARGET_SIMD)
#define HAVE_ctzv2si2 (TARGET_SIMD)
#define HAVE_ctzv4si2 (TARGET_SIMD)
#define HAVE_sdot_prodv8qi (TARGET_DOTPROD)
#define HAVE_udot_prodv8qi (TARGET_DOTPROD)
#define HAVE_sdot_prodv16qi (TARGET_DOTPROD)
#define HAVE_udot_prodv16qi (TARGET_DOTPROD)
#define HAVE_copysignv4hf3 ((TARGET_FLOAT && TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_copysignv8hf3 ((TARGET_FLOAT && TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_copysignv2sf3 (TARGET_FLOAT && TARGET_SIMD)
#define HAVE_copysignv4sf3 (TARGET_FLOAT && TARGET_SIMD)
#define HAVE_copysignv2df3 (TARGET_FLOAT && TARGET_SIMD)
#define HAVE_rsqrtv2sf2 (TARGET_SIMD)
#define HAVE_rsqrtv4sf2 (TARGET_SIMD)
#define HAVE_rsqrtv2df2 (TARGET_SIMD)
#define HAVE_rsqrtsf2 (TARGET_SIMD)
#define HAVE_rsqrtdf2 (TARGET_SIMD)
#define HAVE_ashlv8qi3 (TARGET_SIMD)
#define HAVE_ashlv16qi3 (TARGET_SIMD)
#define HAVE_ashlv4hi3 (TARGET_SIMD)
#define HAVE_ashlv8hi3 (TARGET_SIMD)
#define HAVE_ashlv2si3 (TARGET_SIMD)
#define HAVE_ashlv4si3 (TARGET_SIMD)
#define HAVE_ashlv2di3 (TARGET_SIMD)
#define HAVE_lshrv8qi3 (TARGET_SIMD)
#define HAVE_lshrv16qi3 (TARGET_SIMD)
#define HAVE_lshrv4hi3 (TARGET_SIMD)
#define HAVE_lshrv8hi3 (TARGET_SIMD)
#define HAVE_lshrv2si3 (TARGET_SIMD)
#define HAVE_lshrv4si3 (TARGET_SIMD)
#define HAVE_lshrv2di3 (TARGET_SIMD)
#define HAVE_ashrv8qi3 (TARGET_SIMD)
#define HAVE_ashrv16qi3 (TARGET_SIMD)
#define HAVE_ashrv4hi3 (TARGET_SIMD)
#define HAVE_ashrv8hi3 (TARGET_SIMD)
#define HAVE_ashrv2si3 (TARGET_SIMD)
#define HAVE_ashrv4si3 (TARGET_SIMD)
#define HAVE_ashrv2di3 (TARGET_SIMD)
#define HAVE_vashlv8qi3 (TARGET_SIMD)
#define HAVE_vashlv16qi3 (TARGET_SIMD)
#define HAVE_vashlv4hi3 (TARGET_SIMD)
#define HAVE_vashlv8hi3 (TARGET_SIMD)
#define HAVE_vashlv2si3 (TARGET_SIMD)
#define HAVE_vashlv4si3 (TARGET_SIMD)
#define HAVE_vashlv2di3 (TARGET_SIMD)
#define HAVE_vashrv8qi3 (TARGET_SIMD)
#define HAVE_vashrv16qi3 (TARGET_SIMD)
#define HAVE_vashrv4hi3 (TARGET_SIMD)
#define HAVE_vashrv8hi3 (TARGET_SIMD)
#define HAVE_vashrv2si3 (TARGET_SIMD)
#define HAVE_vashrv4si3 (TARGET_SIMD)
#define HAVE_aarch64_ashr_simddi (TARGET_SIMD)
#define HAVE_vlshrv8qi3 (TARGET_SIMD)
#define HAVE_vlshrv16qi3 (TARGET_SIMD)
#define HAVE_vlshrv4hi3 (TARGET_SIMD)
#define HAVE_vlshrv8hi3 (TARGET_SIMD)
#define HAVE_vlshrv2si3 (TARGET_SIMD)
#define HAVE_vlshrv4si3 (TARGET_SIMD)
#define HAVE_aarch64_lshr_simddi (TARGET_SIMD)
#define HAVE_vec_setv8qi (TARGET_SIMD)
#define HAVE_vec_setv16qi (TARGET_SIMD)
#define HAVE_vec_setv4hi (TARGET_SIMD)
#define HAVE_vec_setv8hi (TARGET_SIMD)
#define HAVE_vec_setv2si (TARGET_SIMD)
#define HAVE_vec_setv4si (TARGET_SIMD)
#define HAVE_vec_setv2di (TARGET_SIMD)
#define HAVE_vec_setv4hf (TARGET_SIMD)
#define HAVE_vec_setv8hf (TARGET_SIMD)
#define HAVE_vec_setv2sf (TARGET_SIMD)
#define HAVE_vec_setv4sf (TARGET_SIMD)
#define HAVE_vec_setv2df (TARGET_SIMD)
#define HAVE_smaxv2di3 (TARGET_SIMD)
#define HAVE_sminv2di3 (TARGET_SIMD)
#define HAVE_umaxv2di3 (TARGET_SIMD)
#define HAVE_uminv2di3 (TARGET_SIMD)
#define HAVE_move_lo_quad_v16qi (TARGET_SIMD)
#define HAVE_move_lo_quad_v8hi (TARGET_SIMD)
#define HAVE_move_lo_quad_v4si (TARGET_SIMD)
#define HAVE_move_lo_quad_v2di (TARGET_SIMD)
#define HAVE_move_lo_quad_v8hf (TARGET_SIMD)
#define HAVE_move_lo_quad_v4sf (TARGET_SIMD)
#define HAVE_move_lo_quad_v2df (TARGET_SIMD)
#define HAVE_move_hi_quad_v16qi (TARGET_SIMD)
#define HAVE_move_hi_quad_v8hi (TARGET_SIMD)
#define HAVE_move_hi_quad_v4si (TARGET_SIMD)
#define HAVE_move_hi_quad_v2di (TARGET_SIMD)
#define HAVE_move_hi_quad_v8hf (TARGET_SIMD)
#define HAVE_move_hi_quad_v4sf (TARGET_SIMD)
#define HAVE_move_hi_quad_v2df (TARGET_SIMD)
#define HAVE_vec_pack_trunc_v4hi (TARGET_SIMD)
#define HAVE_vec_pack_trunc_v2si (TARGET_SIMD)
#define HAVE_vec_pack_trunc_di (TARGET_SIMD)
#define HAVE_vec_unpacks_hi_v16qi (TARGET_SIMD)
#define HAVE_vec_unpacku_hi_v16qi (TARGET_SIMD)
#define HAVE_vec_unpacks_hi_v8hi (TARGET_SIMD)
#define HAVE_vec_unpacku_hi_v8hi (TARGET_SIMD)
#define HAVE_vec_unpacks_hi_v4si (TARGET_SIMD)
#define HAVE_vec_unpacku_hi_v4si (TARGET_SIMD)
#define HAVE_vec_unpacks_lo_v16qi (TARGET_SIMD)
#define HAVE_vec_unpacku_lo_v16qi (TARGET_SIMD)
#define HAVE_vec_unpacks_lo_v8hi (TARGET_SIMD)
#define HAVE_vec_unpacku_lo_v8hi (TARGET_SIMD)
#define HAVE_vec_unpacks_lo_v4si (TARGET_SIMD)
#define HAVE_vec_unpacku_lo_v4si (TARGET_SIMD)
#define HAVE_vec_widen_smult_lo_v16qi (TARGET_SIMD)
#define HAVE_vec_widen_umult_lo_v16qi (TARGET_SIMD)
#define HAVE_vec_widen_smult_lo_v8hi (TARGET_SIMD)
#define HAVE_vec_widen_umult_lo_v8hi (TARGET_SIMD)
#define HAVE_vec_widen_smult_lo_v4si (TARGET_SIMD)
#define HAVE_vec_widen_umult_lo_v4si (TARGET_SIMD)
#define HAVE_vec_widen_smult_hi_v16qi (TARGET_SIMD)
#define HAVE_vec_widen_umult_hi_v16qi (TARGET_SIMD)
#define HAVE_vec_widen_smult_hi_v8hi (TARGET_SIMD)
#define HAVE_vec_widen_umult_hi_v8hi (TARGET_SIMD)
#define HAVE_vec_widen_smult_hi_v4si (TARGET_SIMD)
#define HAVE_vec_widen_umult_hi_v4si (TARGET_SIMD)
#define HAVE_divv4hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_divv8hf3 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_divv2sf3 (TARGET_SIMD)
#define HAVE_divv4sf3 (TARGET_SIMD)
#define HAVE_divv2df3 (TARGET_SIMD)
#define HAVE_fixv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fixunsv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fixv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fixunsv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fixv2sfv2si2 (TARGET_SIMD)
#define HAVE_fixunsv2sfv2si2 (TARGET_SIMD)
#define HAVE_fixv4sfv4si2 (TARGET_SIMD)
#define HAVE_fixunsv4sfv4si2 (TARGET_SIMD)
#define HAVE_fixv2dfv2di2 (TARGET_SIMD)
#define HAVE_fixunsv2dfv2di2 (TARGET_SIMD)
#define HAVE_fix_truncv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fixuns_truncv4hfv4hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fix_truncv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fixuns_truncv8hfv8hi2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_fix_truncv2sfv2si2 (TARGET_SIMD)
#define HAVE_fixuns_truncv2sfv2si2 (TARGET_SIMD)
#define HAVE_fix_truncv4sfv4si2 (TARGET_SIMD)
#define HAVE_fixuns_truncv4sfv4si2 (TARGET_SIMD)
#define HAVE_fix_truncv2dfv2di2 (TARGET_SIMD)
#define HAVE_fixuns_truncv2dfv2di2 (TARGET_SIMD)
#define HAVE_ftruncv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_ftruncv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_ftruncv2sf2 (TARGET_SIMD)
#define HAVE_ftruncv4sf2 (TARGET_SIMD)
#define HAVE_ftruncv2df2 (TARGET_SIMD)
#define HAVE_vec_unpacks_lo_v8hf (TARGET_SIMD)
#define HAVE_vec_unpacks_lo_v4sf (TARGET_SIMD)
#define HAVE_vec_unpacks_hi_v8hf (TARGET_SIMD)
#define HAVE_vec_unpacks_hi_v4sf (TARGET_SIMD)
#define HAVE_aarch64_float_truncate_hi_v4sf (TARGET_SIMD)
#define HAVE_aarch64_float_truncate_hi_v8hf (TARGET_SIMD)
#define HAVE_vec_pack_trunc_v2df (TARGET_SIMD)
#define HAVE_vec_pack_trunc_df (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v8qi (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v16qi (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v4hi (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v8hi (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v2si (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v4si (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v2di (TARGET_SIMD)
#define HAVE_reduc_plus_scal_v4sf (TARGET_SIMD)
#define HAVE_reduc_smax_nan_scal_v4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smin_nan_scal_v4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smax_scal_v4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smin_scal_v4hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smax_nan_scal_v8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smin_nan_scal_v8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smax_scal_v8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smin_scal_v8hf ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_reduc_smax_nan_scal_v2sf (TARGET_SIMD)
#define HAVE_reduc_smin_nan_scal_v2sf (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v2sf (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v2sf (TARGET_SIMD)
#define HAVE_reduc_smax_nan_scal_v4sf (TARGET_SIMD)
#define HAVE_reduc_smin_nan_scal_v4sf (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v4sf (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v4sf (TARGET_SIMD)
#define HAVE_reduc_smax_nan_scal_v2df (TARGET_SIMD)
#define HAVE_reduc_smin_nan_scal_v2df (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v2df (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v2df (TARGET_SIMD)
#define HAVE_reduc_umax_scal_v8qi (TARGET_SIMD)
#define HAVE_reduc_umin_scal_v8qi (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v8qi (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v8qi (TARGET_SIMD)
#define HAVE_reduc_umax_scal_v16qi (TARGET_SIMD)
#define HAVE_reduc_umin_scal_v16qi (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v16qi (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v16qi (TARGET_SIMD)
#define HAVE_reduc_umax_scal_v4hi (TARGET_SIMD)
#define HAVE_reduc_umin_scal_v4hi (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v4hi (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v4hi (TARGET_SIMD)
#define HAVE_reduc_umax_scal_v8hi (TARGET_SIMD)
#define HAVE_reduc_umin_scal_v8hi (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v8hi (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v8hi (TARGET_SIMD)
#define HAVE_reduc_umax_scal_v2si (TARGET_SIMD)
#define HAVE_reduc_umin_scal_v2si (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v2si (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v2si (TARGET_SIMD)
#define HAVE_reduc_umax_scal_v4si (TARGET_SIMD)
#define HAVE_reduc_umin_scal_v4si (TARGET_SIMD)
#define HAVE_reduc_smax_scal_v4si (TARGET_SIMD)
#define HAVE_reduc_smin_scal_v4si (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv16qi (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv8hi (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv2si (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv4si (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv2di (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv4hf (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv8hf (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv4sf (TARGET_SIMD)
#define HAVE_aarch64_simd_bslv2df (TARGET_SIMD)
#define HAVE_aarch64_simd_bsldi (TARGET_SIMD)
#define HAVE_aarch64_simd_bsldf (TARGET_SIMD)
#define HAVE_vcond_mask_v8qiv8qi (TARGET_SIMD)
#define HAVE_vcond_mask_v16qiv16qi (TARGET_SIMD)
#define HAVE_vcond_mask_v4hiv4hi (TARGET_SIMD)
#define HAVE_vcond_mask_v8hiv8hi (TARGET_SIMD)
#define HAVE_vcond_mask_v2siv2si (TARGET_SIMD)
#define HAVE_vcond_mask_v4siv4si (TARGET_SIMD)
#define HAVE_vcond_mask_v2div2di (TARGET_SIMD)
#define HAVE_vcond_mask_v2sfv2si (TARGET_SIMD)
#define HAVE_vcond_mask_v4sfv4si (TARGET_SIMD)
#define HAVE_vcond_mask_v2dfv2di (TARGET_SIMD)
#define HAVE_vcond_mask_didi (TARGET_SIMD)
#define HAVE_vec_cmpv8qiv8qi (TARGET_SIMD)
#define HAVE_vec_cmpv16qiv16qi (TARGET_SIMD)
#define HAVE_vec_cmpv4hiv4hi (TARGET_SIMD)
#define HAVE_vec_cmpv8hiv8hi (TARGET_SIMD)
#define HAVE_vec_cmpv2siv2si (TARGET_SIMD)
#define HAVE_vec_cmpv4siv4si (TARGET_SIMD)
#define HAVE_vec_cmpv2div2di (TARGET_SIMD)
#define HAVE_vec_cmpdidi (TARGET_SIMD)
#define HAVE_vec_cmpv2sfv2si (TARGET_SIMD)
#define HAVE_vec_cmpv4sfv4si (TARGET_SIMD)
#define HAVE_vec_cmpv2dfv2di (TARGET_SIMD)
#define HAVE_vec_cmpuv8qiv8qi (TARGET_SIMD)
#define HAVE_vec_cmpuv16qiv16qi (TARGET_SIMD)
#define HAVE_vec_cmpuv4hiv4hi (TARGET_SIMD)
#define HAVE_vec_cmpuv8hiv8hi (TARGET_SIMD)
#define HAVE_vec_cmpuv2siv2si (TARGET_SIMD)
#define HAVE_vec_cmpuv4siv4si (TARGET_SIMD)
#define HAVE_vec_cmpuv2div2di (TARGET_SIMD)
#define HAVE_vec_cmpudidi (TARGET_SIMD)
#define HAVE_vcondv8qiv8qi (TARGET_SIMD)
#define HAVE_vcondv16qiv16qi (TARGET_SIMD)
#define HAVE_vcondv4hiv4hi (TARGET_SIMD)
#define HAVE_vcondv8hiv8hi (TARGET_SIMD)
#define HAVE_vcondv2siv2si (TARGET_SIMD)
#define HAVE_vcondv4siv4si (TARGET_SIMD)
#define HAVE_vcondv2div2di (TARGET_SIMD)
#define HAVE_vcondv2sfv2sf (TARGET_SIMD)
#define HAVE_vcondv4sfv4sf (TARGET_SIMD)
#define HAVE_vcondv2dfv2df (TARGET_SIMD)
#define HAVE_vconddidi (TARGET_SIMD)
#define HAVE_vcondv2siv2sf (TARGET_SIMD)
#define HAVE_vcondv2sfv2si (TARGET_SIMD)
#define HAVE_vcondv4siv4sf (TARGET_SIMD)
#define HAVE_vcondv4sfv4si (TARGET_SIMD)
#define HAVE_vcondv2div2df (TARGET_SIMD)
#define HAVE_vcondv2dfv2di (TARGET_SIMD)
#define HAVE_vconduv8qiv8qi (TARGET_SIMD)
#define HAVE_vconduv16qiv16qi (TARGET_SIMD)
#define HAVE_vconduv4hiv4hi (TARGET_SIMD)
#define HAVE_vconduv8hiv8hi (TARGET_SIMD)
#define HAVE_vconduv2siv2si (TARGET_SIMD)
#define HAVE_vconduv4siv4si (TARGET_SIMD)
#define HAVE_vconduv2div2di (TARGET_SIMD)
#define HAVE_vcondudidi (TARGET_SIMD)
#define HAVE_vconduv2sfv2si (TARGET_SIMD)
#define HAVE_vconduv4sfv4si (TARGET_SIMD)
#define HAVE_vconduv2dfv2di (TARGET_SIMD)
#define HAVE_aarch64_combinev8qi (TARGET_SIMD)
#define HAVE_aarch64_combinev4hi (TARGET_SIMD)
#define HAVE_aarch64_combinev4hf (TARGET_SIMD)
#define HAVE_aarch64_combinev2si (TARGET_SIMD)
#define HAVE_aarch64_combinev2sf (TARGET_SIMD)
#define HAVE_aarch64_combinedi (TARGET_SIMD)
#define HAVE_aarch64_combinedf (TARGET_SIMD)
#define HAVE_aarch64_simd_combinev8qi (TARGET_SIMD)
#define HAVE_aarch64_simd_combinev4hi (TARGET_SIMD)
#define HAVE_aarch64_simd_combinev4hf (TARGET_SIMD)
#define HAVE_aarch64_simd_combinev2si (TARGET_SIMD)
#define HAVE_aarch64_simd_combinev2sf (TARGET_SIMD)
#define HAVE_aarch64_simd_combinedi (TARGET_SIMD)
#define HAVE_aarch64_simd_combinedf (TARGET_SIMD)
#define HAVE_aarch64_saddl2v16qi (TARGET_SIMD)
#define HAVE_aarch64_saddl2v8hi (TARGET_SIMD)
#define HAVE_aarch64_saddl2v4si (TARGET_SIMD)
#define HAVE_aarch64_uaddl2v16qi (TARGET_SIMD)
#define HAVE_aarch64_uaddl2v8hi (TARGET_SIMD)
#define HAVE_aarch64_uaddl2v4si (TARGET_SIMD)
#define HAVE_aarch64_ssubl2v16qi (TARGET_SIMD)
#define HAVE_aarch64_ssubl2v8hi (TARGET_SIMD)
#define HAVE_aarch64_ssubl2v4si (TARGET_SIMD)
#define HAVE_aarch64_usubl2v16qi (TARGET_SIMD)
#define HAVE_aarch64_usubl2v8hi (TARGET_SIMD)
#define HAVE_aarch64_usubl2v4si (TARGET_SIMD)
#define HAVE_widen_ssumv16qi3 (TARGET_SIMD)
#define HAVE_widen_ssumv8hi3 (TARGET_SIMD)
#define HAVE_widen_ssumv4si3 (TARGET_SIMD)
#define HAVE_widen_ssumv8qi3 (TARGET_SIMD)
#define HAVE_widen_ssumv4hi3 (TARGET_SIMD)
#define HAVE_widen_ssumv2si3 (TARGET_SIMD)
#define HAVE_widen_usumv16qi3 (TARGET_SIMD)
#define HAVE_widen_usumv8hi3 (TARGET_SIMD)
#define HAVE_widen_usumv4si3 (TARGET_SIMD)
#define HAVE_widen_usumv8qi3 (TARGET_SIMD)
#define HAVE_widen_usumv4hi3 (TARGET_SIMD)
#define HAVE_widen_usumv2si3 (TARGET_SIMD)
#define HAVE_aarch64_saddw2v16qi (TARGET_SIMD)
#define HAVE_aarch64_saddw2v8hi (TARGET_SIMD)
#define HAVE_aarch64_saddw2v4si (TARGET_SIMD)
#define HAVE_aarch64_uaddw2v16qi (TARGET_SIMD)
#define HAVE_aarch64_uaddw2v8hi (TARGET_SIMD)
#define HAVE_aarch64_uaddw2v4si (TARGET_SIMD)
#define HAVE_aarch64_ssubw2v16qi (TARGET_SIMD)
#define HAVE_aarch64_ssubw2v8hi (TARGET_SIMD)
#define HAVE_aarch64_ssubw2v4si (TARGET_SIMD)
#define HAVE_aarch64_usubw2v16qi (TARGET_SIMD)
#define HAVE_aarch64_usubw2v8hi (TARGET_SIMD)
#define HAVE_aarch64_usubw2v4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2v8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2v4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2v8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2v4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_laneqv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_laneqv4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_laneqv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_laneqv4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlal2_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmlsl2_nv4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2v8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2v4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_laneqv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_laneqv4si (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_nv8hi (TARGET_SIMD)
#define HAVE_aarch64_sqdmull2_nv4si (TARGET_SIMD)
#define HAVE_sqrtv4hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_sqrtv8hf2 ((TARGET_SIMD) && (TARGET_SIMD_F16INST))
#define HAVE_sqrtv2sf2 (TARGET_SIMD)
#define HAVE_sqrtv4sf2 (TARGET_SIMD)
#define HAVE_sqrtv2df2 (TARGET_SIMD)
#define HAVE_vec_load_lanesoiv16qi (TARGET_SIMD)
#define HAVE_vec_load_lanesoiv8hi (TARGET_SIMD)
#define HAVE_vec_load_lanesoiv4si (TARGET_SIMD)
#define HAVE_vec_load_lanesoiv2di (TARGET_SIMD)
#define HAVE_vec_load_lanesoiv8hf (TARGET_SIMD)
#define HAVE_vec_load_lanesoiv4sf (TARGET_SIMD)
#define HAVE_vec_load_lanesoiv2df (TARGET_SIMD)
#define HAVE_vec_store_lanesoiv16qi (TARGET_SIMD)
#define HAVE_vec_store_lanesoiv8hi (TARGET_SIMD)
#define HAVE_vec_store_lanesoiv4si (TARGET_SIMD)
#define HAVE_vec_store_lanesoiv2di (TARGET_SIMD)
#define HAVE_vec_store_lanesoiv8hf (TARGET_SIMD)
#define HAVE_vec_store_lanesoiv4sf (TARGET_SIMD)
#define HAVE_vec_store_lanesoiv2df (TARGET_SIMD)
#define HAVE_vec_load_lanesciv16qi (TARGET_SIMD)
#define HAVE_vec_load_lanesciv8hi (TARGET_SIMD)
#define HAVE_vec_load_lanesciv4si (TARGET_SIMD)
#define HAVE_vec_load_lanesciv2di (TARGET_SIMD)
#define HAVE_vec_load_lanesciv8hf (TARGET_SIMD)
#define HAVE_vec_load_lanesciv4sf (TARGET_SIMD)
#define HAVE_vec_load_lanesciv2df (TARGET_SIMD)
#define HAVE_vec_store_lanesciv16qi (TARGET_SIMD)
#define HAVE_vec_store_lanesciv8hi (TARGET_SIMD)
#define HAVE_vec_store_lanesciv4si (TARGET_SIMD)
#define HAVE_vec_store_lanesciv2di (TARGET_SIMD)
#define HAVE_vec_store_lanesciv8hf (TARGET_SIMD)
#define HAVE_vec_store_lanesciv4sf (TARGET_SIMD)
#define HAVE_vec_store_lanesciv2df (TARGET_SIMD)
#define HAVE_vec_load_lanesxiv16qi (TARGET_SIMD)
#define HAVE_vec_load_lanesxiv8hi (TARGET_SIMD)
#define HAVE_vec_load_lanesxiv4si (TARGET_SIMD)
#define HAVE_vec_load_lanesxiv2di (TARGET_SIMD)
#define HAVE_vec_load_lanesxiv8hf (TARGET_SIMD)
#define HAVE_vec_load_lanesxiv4sf (TARGET_SIMD)
#define HAVE_vec_load_lanesxiv2df (TARGET_SIMD)
#define HAVE_vec_store_lanesxiv16qi (TARGET_SIMD)
#define HAVE_vec_store_lanesxiv8hi (TARGET_SIMD)
#define HAVE_vec_store_lanesxiv4si (TARGET_SIMD)
#define HAVE_vec_store_lanesxiv2di (TARGET_SIMD)
#define HAVE_vec_store_lanesxiv8hf (TARGET_SIMD)
#define HAVE_vec_store_lanesxiv4sf (TARGET_SIMD)
#define HAVE_vec_store_lanesxiv2df (TARGET_SIMD)
#define HAVE_movoi (TARGET_SIMD)
#define HAVE_movci (TARGET_SIMD)
#define HAVE_movxi (TARGET_SIMD)
#define HAVE_aarch64_ld2rv8qi (TARGET_SIMD)
#define HAVE_aarch64_ld3rv8qi (TARGET_SIMD)
#define HAVE_aarch64_ld4rv8qi (TARGET_SIMD)
#define HAVE_aarch64_ld2rv16qi (TARGET_SIMD)
#define HAVE_aarch64_ld3rv16qi (TARGET_SIMD)
#define HAVE_aarch64_ld4rv16qi (TARGET_SIMD)
#define HAVE_aarch64_ld2rv4hi (TARGET_SIMD)
#define HAVE_aarch64_ld3rv4hi (TARGET_SIMD)
#define HAVE_aarch64_ld4rv4hi (TARGET_SIMD)
#define HAVE_aarch64_ld2rv8hi (TARGET_SIMD)
#define HAVE_aarch64_ld3rv8hi (TARGET_SIMD)
#define HAVE_aarch64_ld4rv8hi (TARGET_SIMD)
#define HAVE_aarch64_ld2rv2si (TARGET_SIMD)
#define HAVE_aarch64_ld3rv2si (TARGET_SIMD)
#define HAVE_aarch64_ld4rv2si (TARGET_SIMD)
#define HAVE_aarch64_ld2rv4si (TARGET_SIMD)
#define HAVE_aarch64_ld3rv4si (TARGET_SIMD)
#define HAVE_aarch64_ld4rv4si (TARGET_SIMD)
#define HAVE_aarch64_ld2rv2di (TARGET_SIMD)
#define HAVE_aarch64_ld3rv2di (TARGET_SIMD)
#define HAVE_aarch64_ld4rv2di (TARGET_SIMD)
#define HAVE_aarch64_ld2rv4hf (TARGET_SIMD)
#define HAVE_aarch64_ld3rv4hf (TARGET_SIMD)
#define HAVE_aarch64_ld4rv4hf (TARGET_SIMD)
#define HAVE_aarch64_ld2rv8hf (TARGET_SIMD)
#define HAVE_aarch64_ld3rv8hf (TARGET_SIMD)
#define HAVE_aarch64_ld4rv8hf (TARGET_SIMD)
#define HAVE_aarch64_ld2rv2sf (TARGET_SIMD)
#define HAVE_aarch64_ld3rv2sf (TARGET_SIMD)
#define HAVE_aarch64_ld4rv2sf (TARGET_SIMD)
#define HAVE_aarch64_ld2rv4sf (TARGET_SIMD)
#define HAVE_aarch64_ld3rv4sf (TARGET_SIMD)
#define HAVE_aarch64_ld4rv4sf (TARGET_SIMD)
#define HAVE_aarch64_ld2rv2df (TARGET_SIMD)
#define HAVE_aarch64_ld3rv2df (TARGET_SIMD)
#define HAVE_aarch64_ld4rv2df (TARGET_SIMD)
#define HAVE_aarch64_ld2rdi (TARGET_SIMD)
#define HAVE_aarch64_ld3rdi (TARGET_SIMD)
#define HAVE_aarch64_ld4rdi (TARGET_SIMD)
#define HAVE_aarch64_ld2rdf (TARGET_SIMD)
#define HAVE_aarch64_ld3rdf (TARGET_SIMD)
#define HAVE_aarch64_ld4rdf (TARGET_SIMD)
#define HAVE_aarch64_ld2v8qi (TARGET_SIMD)
#define HAVE_aarch64_ld2v4hi (TARGET_SIMD)
#define HAVE_aarch64_ld2v4hf (TARGET_SIMD)
#define HAVE_aarch64_ld2v2si (TARGET_SIMD)
#define HAVE_aarch64_ld2v2sf (TARGET_SIMD)
#define HAVE_aarch64_ld2di (TARGET_SIMD)
#define HAVE_aarch64_ld2df (TARGET_SIMD)
#define HAVE_aarch64_ld3v8qi (TARGET_SIMD)
#define HAVE_aarch64_ld3v4hi (TARGET_SIMD)
#define HAVE_aarch64_ld3v4hf (TARGET_SIMD)
#define HAVE_aarch64_ld3v2si (TARGET_SIMD)
#define HAVE_aarch64_ld3v2sf (TARGET_SIMD)
#define HAVE_aarch64_ld3di (TARGET_SIMD)
#define HAVE_aarch64_ld3df (TARGET_SIMD)
#define HAVE_aarch64_ld4v8qi (TARGET_SIMD)
#define HAVE_aarch64_ld4v4hi (TARGET_SIMD)
#define HAVE_aarch64_ld4v4hf (TARGET_SIMD)
#define HAVE_aarch64_ld4v2si (TARGET_SIMD)
#define HAVE_aarch64_ld4v2sf (TARGET_SIMD)
#define HAVE_aarch64_ld4di (TARGET_SIMD)
#define HAVE_aarch64_ld4df (TARGET_SIMD)
#define HAVE_aarch64_ld1v8qi (TARGET_SIMD)
#define HAVE_aarch64_ld1v16qi (TARGET_SIMD)
#define HAVE_aarch64_ld1v4hi (TARGET_SIMD)
#define HAVE_aarch64_ld1v8hi (TARGET_SIMD)
#define HAVE_aarch64_ld1v2si (TARGET_SIMD)
#define HAVE_aarch64_ld1v4si (TARGET_SIMD)
#define HAVE_aarch64_ld1v2di (TARGET_SIMD)
#define HAVE_aarch64_ld1v4hf (TARGET_SIMD)
#define HAVE_aarch64_ld1v8hf (TARGET_SIMD)
#define HAVE_aarch64_ld1v2sf (TARGET_SIMD)
#define HAVE_aarch64_ld1v4sf (TARGET_SIMD)
#define HAVE_aarch64_ld1v2df (TARGET_SIMD)
#define HAVE_aarch64_ld2v16qi (TARGET_SIMD)
#define HAVE_aarch64_ld2v8hi (TARGET_SIMD)
#define HAVE_aarch64_ld2v4si (TARGET_SIMD)
#define HAVE_aarch64_ld2v2di (TARGET_SIMD)
#define HAVE_aarch64_ld2v8hf (TARGET_SIMD)
#define HAVE_aarch64_ld2v4sf (TARGET_SIMD)
#define HAVE_aarch64_ld2v2df (TARGET_SIMD)
#define HAVE_aarch64_ld3v16qi (TARGET_SIMD)
#define HAVE_aarch64_ld3v8hi (TARGET_SIMD)
#define HAVE_aarch64_ld3v4si (TARGET_SIMD)
#define HAVE_aarch64_ld3v2di (TARGET_SIMD)
#define HAVE_aarch64_ld3v8hf (TARGET_SIMD)
#define HAVE_aarch64_ld3v4sf (TARGET_SIMD)
#define HAVE_aarch64_ld3v2df (TARGET_SIMD)
#define HAVE_aarch64_ld4v16qi (TARGET_SIMD)
#define HAVE_aarch64_ld4v8hi (TARGET_SIMD)
#define HAVE_aarch64_ld4v4si (TARGET_SIMD)
#define HAVE_aarch64_ld4v2di (TARGET_SIMD)
#define HAVE_aarch64_ld4v8hf (TARGET_SIMD)
#define HAVE_aarch64_ld4v4sf (TARGET_SIMD)
#define HAVE_aarch64_ld4v2df (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanedi (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanedi (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanedi (TARGET_SIMD)
#define HAVE_aarch64_ld2_lanedf (TARGET_SIMD)
#define HAVE_aarch64_ld3_lanedf (TARGET_SIMD)
#define HAVE_aarch64_ld4_lanedf (TARGET_SIMD)
#define HAVE_aarch64_get_dregoiv8qi (TARGET_SIMD)
#define HAVE_aarch64_get_dregoiv4hi (TARGET_SIMD)
#define HAVE_aarch64_get_dregoiv4hf (TARGET_SIMD)
#define HAVE_aarch64_get_dregoiv2si (TARGET_SIMD)
#define HAVE_aarch64_get_dregoiv2sf (TARGET_SIMD)
#define HAVE_aarch64_get_dregoidi (TARGET_SIMD)
#define HAVE_aarch64_get_dregoidf (TARGET_SIMD)
#define HAVE_aarch64_get_dregciv8qi (TARGET_SIMD)
#define HAVE_aarch64_get_dregciv4hi (TARGET_SIMD)
#define HAVE_aarch64_get_dregciv4hf (TARGET_SIMD)
#define HAVE_aarch64_get_dregciv2si (TARGET_SIMD)
#define HAVE_aarch64_get_dregciv2sf (TARGET_SIMD)
#define HAVE_aarch64_get_dregcidi (TARGET_SIMD)
#define HAVE_aarch64_get_dregcidf (TARGET_SIMD)
#define HAVE_aarch64_get_dregxiv8qi (TARGET_SIMD)
#define HAVE_aarch64_get_dregxiv4hi (TARGET_SIMD)
#define HAVE_aarch64_get_dregxiv4hf (TARGET_SIMD)
#define HAVE_aarch64_get_dregxiv2si (TARGET_SIMD)
#define HAVE_aarch64_get_dregxiv2sf (TARGET_SIMD)
#define HAVE_aarch64_get_dregxidi (TARGET_SIMD)
#define HAVE_aarch64_get_dregxidf (TARGET_SIMD)
#define HAVE_aarch64_get_qregoiv16qi (TARGET_SIMD)
#define HAVE_aarch64_get_qregoiv8hi (TARGET_SIMD)
#define HAVE_aarch64_get_qregoiv4si (TARGET_SIMD)
#define HAVE_aarch64_get_qregoiv2di (TARGET_SIMD)
#define HAVE_aarch64_get_qregoiv8hf (TARGET_SIMD)
#define HAVE_aarch64_get_qregoiv4sf (TARGET_SIMD)
#define HAVE_aarch64_get_qregoiv2df (TARGET_SIMD)
#define HAVE_aarch64_get_qregciv16qi (TARGET_SIMD)
#define HAVE_aarch64_get_qregciv8hi (TARGET_SIMD)
#define HAVE_aarch64_get_qregciv4si (TARGET_SIMD)
#define HAVE_aarch64_get_qregciv2di (TARGET_SIMD)
#define HAVE_aarch64_get_qregciv8hf (TARGET_SIMD)
#define HAVE_aarch64_get_qregciv4sf (TARGET_SIMD)
#define HAVE_aarch64_get_qregciv2df (TARGET_SIMD)
#define HAVE_aarch64_get_qregxiv16qi (TARGET_SIMD)
#define HAVE_aarch64_get_qregxiv8hi (TARGET_SIMD)
#define HAVE_aarch64_get_qregxiv4si (TARGET_SIMD)
#define HAVE_aarch64_get_qregxiv2di (TARGET_SIMD)
#define HAVE_aarch64_get_qregxiv8hf (TARGET_SIMD)
#define HAVE_aarch64_get_qregxiv4sf (TARGET_SIMD)
#define HAVE_aarch64_get_qregxiv2df (TARGET_SIMD)
#define HAVE_vec_perm_constv8qi (TARGET_SIMD)
#define HAVE_vec_perm_constv16qi (TARGET_SIMD)
#define HAVE_vec_perm_constv4hi (TARGET_SIMD)
#define HAVE_vec_perm_constv8hi (TARGET_SIMD)
#define HAVE_vec_perm_constv2si (TARGET_SIMD)
#define HAVE_vec_perm_constv4si (TARGET_SIMD)
#define HAVE_vec_perm_constv2di (TARGET_SIMD)
#define HAVE_vec_perm_constv4hf (TARGET_SIMD)
#define HAVE_vec_perm_constv8hf (TARGET_SIMD)
#define HAVE_vec_perm_constv2sf (TARGET_SIMD)
#define HAVE_vec_perm_constv4sf (TARGET_SIMD)
#define HAVE_vec_perm_constv2df (TARGET_SIMD)
#define HAVE_vec_permv8qi (TARGET_SIMD)
#define HAVE_vec_permv16qi (TARGET_SIMD)
#define HAVE_aarch64_st2v8qi (TARGET_SIMD)
#define HAVE_aarch64_st2v4hi (TARGET_SIMD)
#define HAVE_aarch64_st2v4hf (TARGET_SIMD)
#define HAVE_aarch64_st2v2si (TARGET_SIMD)
#define HAVE_aarch64_st2v2sf (TARGET_SIMD)
#define HAVE_aarch64_st2di (TARGET_SIMD)
#define HAVE_aarch64_st2df (TARGET_SIMD)
#define HAVE_aarch64_st3v8qi (TARGET_SIMD)
#define HAVE_aarch64_st3v4hi (TARGET_SIMD)
#define HAVE_aarch64_st3v4hf (TARGET_SIMD)
#define HAVE_aarch64_st3v2si (TARGET_SIMD)
#define HAVE_aarch64_st3v2sf (TARGET_SIMD)
#define HAVE_aarch64_st3di (TARGET_SIMD)
#define HAVE_aarch64_st3df (TARGET_SIMD)
#define HAVE_aarch64_st4v8qi (TARGET_SIMD)
#define HAVE_aarch64_st4v4hi (TARGET_SIMD)
#define HAVE_aarch64_st4v4hf (TARGET_SIMD)
#define HAVE_aarch64_st4v2si (TARGET_SIMD)
#define HAVE_aarch64_st4v2sf (TARGET_SIMD)
#define HAVE_aarch64_st4di (TARGET_SIMD)
#define HAVE_aarch64_st4df (TARGET_SIMD)
#define HAVE_aarch64_st2v16qi (TARGET_SIMD)
#define HAVE_aarch64_st2v8hi (TARGET_SIMD)
#define HAVE_aarch64_st2v4si (TARGET_SIMD)
#define HAVE_aarch64_st2v2di (TARGET_SIMD)
#define HAVE_aarch64_st2v8hf (TARGET_SIMD)
#define HAVE_aarch64_st2v4sf (TARGET_SIMD)
#define HAVE_aarch64_st2v2df (TARGET_SIMD)
#define HAVE_aarch64_st3v16qi (TARGET_SIMD)
#define HAVE_aarch64_st3v8hi (TARGET_SIMD)
#define HAVE_aarch64_st3v4si (TARGET_SIMD)
#define HAVE_aarch64_st3v2di (TARGET_SIMD)
#define HAVE_aarch64_st3v8hf (TARGET_SIMD)
#define HAVE_aarch64_st3v4sf (TARGET_SIMD)
#define HAVE_aarch64_st3v2df (TARGET_SIMD)
#define HAVE_aarch64_st4v16qi (TARGET_SIMD)
#define HAVE_aarch64_st4v8hi (TARGET_SIMD)
#define HAVE_aarch64_st4v4si (TARGET_SIMD)
#define HAVE_aarch64_st4v2di (TARGET_SIMD)
#define HAVE_aarch64_st4v8hf (TARGET_SIMD)
#define HAVE_aarch64_st4v4sf (TARGET_SIMD)
#define HAVE_aarch64_st4v2df (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev8qi (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev16qi (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev4hi (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev8hi (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev2si (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev4si (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev2di (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev4hf (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev8hf (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev2sf (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev4sf (TARGET_SIMD)
#define HAVE_aarch64_st2_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_st3_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_st4_lanev2df (TARGET_SIMD)
#define HAVE_aarch64_st2_lanedi (TARGET_SIMD)
#define HAVE_aarch64_st3_lanedi (TARGET_SIMD)
#define HAVE_aarch64_st4_lanedi (TARGET_SIMD)
#define HAVE_aarch64_st2_lanedf (TARGET_SIMD)
#define HAVE_aarch64_st3_lanedf (TARGET_SIMD)
#define HAVE_aarch64_st4_lanedf (TARGET_SIMD)
#define HAVE_aarch64_st1v8qi (TARGET_SIMD)
#define HAVE_aarch64_st1v16qi (TARGET_SIMD)
#define HAVE_aarch64_st1v4hi (TARGET_SIMD)
#define HAVE_aarch64_st1v8hi (TARGET_SIMD)
#define HAVE_aarch64_st1v2si (TARGET_SIMD)
#define HAVE_aarch64_st1v4si (TARGET_SIMD)
#define HAVE_aarch64_st1v2di (TARGET_SIMD)
#define HAVE_aarch64_st1v4hf (TARGET_SIMD)
#define HAVE_aarch64_st1v8hf (TARGET_SIMD)
#define HAVE_aarch64_st1v2sf (TARGET_SIMD)
#define HAVE_aarch64_st1v4sf (TARGET_SIMD)
#define HAVE_aarch64_st1v2df (TARGET_SIMD)
#define HAVE_aarch64_set_qregoiv16qi (TARGET_SIMD)
#define HAVE_aarch64_set_qregoiv8hi (TARGET_SIMD)
#define HAVE_aarch64_set_qregoiv4si (TARGET_SIMD)
#define HAVE_aarch64_set_qregoiv2di (TARGET_SIMD)
#define HAVE_aarch64_set_qregoiv8hf (TARGET_SIMD)
#define HAVE_aarch64_set_qregoiv4sf (TARGET_SIMD)
#define HAVE_aarch64_set_qregoiv2df (TARGET_SIMD)
#define HAVE_aarch64_set_qregciv16qi (TARGET_SIMD)
#define HAVE_aarch64_set_qregciv8hi (TARGET_SIMD)
#define HAVE_aarch64_set_qregciv4si (TARGET_SIMD)
#define HAVE_aarch64_set_qregciv2di (TARGET_SIMD)
#define HAVE_aarch64_set_qregciv8hf (TARGET_SIMD)
#define HAVE_aarch64_set_qregciv4sf (TARGET_SIMD)
#define HAVE_aarch64_set_qregciv2df (TARGET_SIMD)
#define HAVE_aarch64_set_qregxiv16qi (TARGET_SIMD)
#define HAVE_aarch64_set_qregxiv8hi (TARGET_SIMD)
#define HAVE_aarch64_set_qregxiv4si (TARGET_SIMD)
#define HAVE_aarch64_set_qregxiv2di (TARGET_SIMD)
#define HAVE_aarch64_set_qregxiv8hf (TARGET_SIMD)
#define HAVE_aarch64_set_qregxiv4sf (TARGET_SIMD)
#define HAVE_aarch64_set_qregxiv2df (TARGET_SIMD)
#define HAVE_vec_initv8qi (TARGET_SIMD)
#define HAVE_vec_initv16qi (TARGET_SIMD)
#define HAVE_vec_initv4hi (TARGET_SIMD)
#define HAVE_vec_initv8hi (TARGET_SIMD)
#define HAVE_vec_initv2si (TARGET_SIMD)
#define HAVE_vec_initv4si (TARGET_SIMD)
#define HAVE_vec_initv2di (TARGET_SIMD)
#define HAVE_vec_initv4hf (TARGET_SIMD)
#define HAVE_vec_initv8hf (TARGET_SIMD)
#define HAVE_vec_initv2sf (TARGET_SIMD)
#define HAVE_vec_initv4sf (TARGET_SIMD)
#define HAVE_vec_initv2df (TARGET_SIMD)
#define HAVE_vec_extractv8qi (TARGET_SIMD)
#define HAVE_vec_extractv16qi (TARGET_SIMD)
#define HAVE_vec_extractv4hi (TARGET_SIMD)
#define HAVE_vec_extractv8hi (TARGET_SIMD)
#define HAVE_vec_extractv2si (TARGET_SIMD)
#define HAVE_vec_extractv4si (TARGET_SIMD)
#define HAVE_vec_extractv2di (TARGET_SIMD)
#define HAVE_vec_extractv4hf (TARGET_SIMD)
#define HAVE_vec_extractv8hf (TARGET_SIMD)
#define HAVE_vec_extractv2sf (TARGET_SIMD)
#define HAVE_vec_extractv4sf (TARGET_SIMD)
#define HAVE_vec_extractv2df (TARGET_SIMD)
#define HAVE_atomic_compare_and_swapqi 1
#define HAVE_atomic_compare_and_swaphi 1
#define HAVE_atomic_compare_and_swapsi 1
#define HAVE_atomic_compare_and_swapdi 1
#define HAVE_atomic_exchangeqi 1
#define HAVE_atomic_exchangehi 1
#define HAVE_atomic_exchangesi 1
#define HAVE_atomic_exchangedi 1
#define HAVE_atomic_addqi 1
#define HAVE_atomic_subqi 1
#define HAVE_atomic_orqi 1
#define HAVE_atomic_xorqi 1
#define HAVE_atomic_andqi 1
#define HAVE_atomic_addhi 1
#define HAVE_atomic_subhi 1
#define HAVE_atomic_orhi 1
#define HAVE_atomic_xorhi 1
#define HAVE_atomic_andhi 1
#define HAVE_atomic_addsi 1
#define HAVE_atomic_subsi 1
#define HAVE_atomic_orsi 1
#define HAVE_atomic_xorsi 1
#define HAVE_atomic_andsi 1
#define HAVE_atomic_adddi 1
#define HAVE_atomic_subdi 1
#define HAVE_atomic_ordi 1
#define HAVE_atomic_xordi 1
#define HAVE_atomic_anddi 1
#define HAVE_atomic_fetch_addqi 1
#define HAVE_atomic_fetch_subqi 1
#define HAVE_atomic_fetch_orqi 1
#define HAVE_atomic_fetch_xorqi 1
#define HAVE_atomic_fetch_andqi 1
#define HAVE_atomic_fetch_addhi 1
#define HAVE_atomic_fetch_subhi 1
#define HAVE_atomic_fetch_orhi 1
#define HAVE_atomic_fetch_xorhi 1
#define HAVE_atomic_fetch_andhi 1
#define HAVE_atomic_fetch_addsi 1
#define HAVE_atomic_fetch_subsi 1
#define HAVE_atomic_fetch_orsi 1
#define HAVE_atomic_fetch_xorsi 1
#define HAVE_atomic_fetch_andsi 1
#define HAVE_atomic_fetch_adddi 1
#define HAVE_atomic_fetch_subdi 1
#define HAVE_atomic_fetch_ordi 1
#define HAVE_atomic_fetch_xordi 1
#define HAVE_atomic_fetch_anddi 1
#define HAVE_atomic_add_fetchqi 1
#define HAVE_atomic_sub_fetchqi 1
#define HAVE_atomic_or_fetchqi 1
#define HAVE_atomic_xor_fetchqi 1
#define HAVE_atomic_and_fetchqi 1
#define HAVE_atomic_add_fetchhi 1
#define HAVE_atomic_sub_fetchhi 1
#define HAVE_atomic_or_fetchhi 1
#define HAVE_atomic_xor_fetchhi 1
#define HAVE_atomic_and_fetchhi 1
#define HAVE_atomic_add_fetchsi 1
#define HAVE_atomic_sub_fetchsi 1
#define HAVE_atomic_or_fetchsi 1
#define HAVE_atomic_xor_fetchsi 1
#define HAVE_atomic_and_fetchsi 1
#define HAVE_atomic_add_fetchdi 1
#define HAVE_atomic_sub_fetchdi 1
#define HAVE_atomic_or_fetchdi 1
#define HAVE_atomic_xor_fetchdi 1
#define HAVE_atomic_and_fetchdi 1
#define HAVE_mem_thread_fence 1
#define HAVE_dmb 1
extern rtx gen_indirect_jump (rtx);
extern rtx gen_jump (rtx);
extern rtx gen_ccmpsi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_ccmpdi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_fccmpsf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_fccmpdf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_fccmpesf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_fccmpedf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_condjump (rtx, rtx, rtx);
extern rtx gen_casesi_dispatch (rtx, rtx, rtx);
extern rtx gen_nop (void);
extern rtx gen_prefetch (rtx, rtx, rtx);
extern rtx gen_trap (void);
extern rtx gen_simple_return (void);
extern rtx gen_insv_immsi (rtx, rtx, rtx);
extern rtx gen_insv_immdi (rtx, rtx, rtx);
extern rtx gen_load_pairsi (rtx, rtx, rtx, rtx);
extern rtx gen_load_pairdi (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairsi (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairdi (rtx, rtx, rtx, rtx);
extern rtx gen_load_pairsf (rtx, rtx, rtx, rtx);
extern rtx gen_load_pairdf (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairsf (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairdf (rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairsi_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairsi_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairdi_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairdi_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairsf_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairsf_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairdf_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_loadwb_pairdf_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairsi_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairsi_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairdi_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairdi_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairsf_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairsf_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairdf_si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_storewb_pairdf_di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_addsi3_compare0 (rtx, rtx, rtx);
extern rtx gen_adddi3_compare0 (rtx, rtx, rtx);
extern rtx gen_addsi3_compareC (rtx, rtx, rtx);
extern rtx gen_adddi3_compareC (rtx, rtx, rtx);
extern rtx gen_subsi3 (rtx, rtx, rtx);
extern rtx gen_subdi3 (rtx, rtx, rtx);
extern rtx gen_subsi3_compare1 (rtx, rtx, rtx);
extern rtx gen_subdi3_compare1 (rtx, rtx, rtx);
extern rtx gen_subsi3_compare1_imm (rtx, rtx, rtx, rtx);
extern rtx gen_subdi3_compare1_imm (rtx, rtx, rtx, rtx);
extern rtx gen_negsi2 (rtx, rtx);
extern rtx gen_negdi2 (rtx, rtx);
extern rtx gen_negsi2_compare0 (rtx, rtx);
extern rtx gen_negdi2_compare0 (rtx, rtx);
extern rtx gen_mulsi3 (rtx, rtx, rtx);
extern rtx gen_muldi3 (rtx, rtx, rtx);
extern rtx gen_maddsi (rtx, rtx, rtx, rtx);
extern rtx gen_madddi (rtx, rtx, rtx, rtx);
extern rtx gen_mulsidi3 (rtx, rtx, rtx);
extern rtx gen_umulsidi3 (rtx, rtx, rtx);
extern rtx gen_maddsidi4 (rtx, rtx, rtx, rtx);
extern rtx gen_umaddsidi4 (rtx, rtx, rtx, rtx);
extern rtx gen_msubsidi4 (rtx, rtx, rtx, rtx);
extern rtx gen_umsubsidi4 (rtx, rtx, rtx, rtx);
extern rtx gen_smuldi3_highpart (rtx, rtx, rtx);
extern rtx gen_umuldi3_highpart (rtx, rtx, rtx);
extern rtx gen_divsi3 (rtx, rtx, rtx);
extern rtx gen_udivsi3 (rtx, rtx, rtx);
extern rtx gen_divdi3 (rtx, rtx, rtx);
extern rtx gen_udivdi3 (rtx, rtx, rtx);
extern rtx gen_cmpsi (rtx, rtx);
extern rtx gen_cmpdi (rtx, rtx);
extern rtx gen_fcmpsf (rtx, rtx);
extern rtx gen_fcmpdf (rtx, rtx);
extern rtx gen_fcmpesf (rtx, rtx);
extern rtx gen_fcmpedf (rtx, rtx);
extern rtx gen_aarch64_cstoreqi (rtx, rtx, rtx);
extern rtx gen_aarch64_cstorehi (rtx, rtx, rtx);
extern rtx gen_aarch64_cstoresi (rtx, rtx, rtx);
extern rtx gen_aarch64_cstoredi (rtx, rtx, rtx);
extern rtx gen_cstoreqi_neg (rtx, rtx, rtx);
extern rtx gen_cstorehi_neg (rtx, rtx, rtx);
extern rtx gen_cstoresi_neg (rtx, rtx, rtx);
extern rtx gen_cstoredi_neg (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32b (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32h (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32w (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32x (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32cb (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32ch (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32cw (rtx, rtx, rtx);
extern rtx gen_aarch64_crc32cx (rtx, rtx, rtx);
extern rtx gen_csinc3si_insn (rtx, rtx, rtx, rtx);
extern rtx gen_csinc3di_insn (rtx, rtx, rtx, rtx);
extern rtx gen_csneg3_uxtw_insn (rtx, rtx, rtx, rtx);
extern rtx gen_csneg3si_insn (rtx, rtx, rtx, rtx);
extern rtx gen_csneg3di_insn (rtx, rtx, rtx, rtx);
extern rtx gen_andsi3 (rtx, rtx, rtx);
extern rtx gen_iorsi3 (rtx, rtx, rtx);
extern rtx gen_xorsi3 (rtx, rtx, rtx);
extern rtx gen_anddi3 (rtx, rtx, rtx);
extern rtx gen_iordi3 (rtx, rtx, rtx);
extern rtx gen_xordi3 (rtx, rtx, rtx);
extern rtx gen_one_cmplsi2 (rtx, rtx);
extern rtx gen_one_cmpldi2 (rtx, rtx);
extern rtx gen_and_one_cmpl_ashlsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_and_one_cmpl_ashrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_and_one_cmpl_lshrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_and_one_cmpl_rotrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_ashlsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_ashrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_lshrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_rotrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_ashlsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_ashrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_lshrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_rotrsi3 (rtx, rtx, rtx, rtx);
extern rtx gen_and_one_cmpl_ashldi3 (rtx, rtx, rtx, rtx);
extern rtx gen_and_one_cmpl_ashrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_and_one_cmpl_lshrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_and_one_cmpl_rotrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_ashldi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_ashrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_lshrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_ior_one_cmpl_rotrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_ashldi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_ashrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_lshrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_xor_one_cmpl_rotrdi3 (rtx, rtx, rtx, rtx);
extern rtx gen_clzsi2 (rtx, rtx);
extern rtx gen_clzdi2 (rtx, rtx);
extern rtx gen_clrsbsi2 (rtx, rtx);
extern rtx gen_clrsbdi2 (rtx, rtx);
extern rtx gen_rbitsi2 (rtx, rtx);
extern rtx gen_rbitdi2 (rtx, rtx);
extern rtx gen_ctzsi2 (rtx, rtx);
extern rtx gen_ctzdi2 (rtx, rtx);
extern rtx gen_bswapsi2 (rtx, rtx);
extern rtx gen_bswapdi2 (rtx, rtx);
extern rtx gen_bswaphi2 (rtx, rtx);
extern rtx gen_rev16si2 (rtx, rtx, rtx, rtx);
extern rtx gen_rev16di2 (rtx, rtx, rtx, rtx);
extern rtx gen_rev16si2_alt (rtx, rtx, rtx, rtx);
extern rtx gen_rev16di2_alt (rtx, rtx, rtx, rtx);
extern rtx gen_btrunchf2 (rtx, rtx);
extern rtx gen_ceilhf2 (rtx, rtx);
extern rtx gen_floorhf2 (rtx, rtx);
extern rtx gen_frintnhf2 (rtx, rtx);
extern rtx gen_nearbyinthf2 (rtx, rtx);
extern rtx gen_rinthf2 (rtx, rtx);
extern rtx gen_roundhf2 (rtx, rtx);
extern rtx gen_btruncsf2 (rtx, rtx);
extern rtx gen_ceilsf2 (rtx, rtx);
extern rtx gen_floorsf2 (rtx, rtx);
extern rtx gen_frintnsf2 (rtx, rtx);
extern rtx gen_nearbyintsf2 (rtx, rtx);
extern rtx gen_rintsf2 (rtx, rtx);
extern rtx gen_roundsf2 (rtx, rtx);
extern rtx gen_btruncdf2 (rtx, rtx);
extern rtx gen_ceildf2 (rtx, rtx);
extern rtx gen_floordf2 (rtx, rtx);
extern rtx gen_frintndf2 (rtx, rtx);
extern rtx gen_nearbyintdf2 (rtx, rtx);
extern rtx gen_rintdf2 (rtx, rtx);
extern rtx gen_rounddf2 (rtx, rtx);
extern rtx gen_lbtrunchfsi2 (rtx, rtx);
extern rtx gen_lceilhfsi2 (rtx, rtx);
extern rtx gen_lfloorhfsi2 (rtx, rtx);
extern rtx gen_lroundhfsi2 (rtx, rtx);
extern rtx gen_lfrintnhfsi2 (rtx, rtx);
extern rtx gen_lbtruncuhfsi2 (rtx, rtx);
extern rtx gen_lceiluhfsi2 (rtx, rtx);
extern rtx gen_lflooruhfsi2 (rtx, rtx);
extern rtx gen_lrounduhfsi2 (rtx, rtx);
extern rtx gen_lfrintnuhfsi2 (rtx, rtx);
extern rtx gen_lbtrunchfdi2 (rtx, rtx);
extern rtx gen_lceilhfdi2 (rtx, rtx);
extern rtx gen_lfloorhfdi2 (rtx, rtx);
extern rtx gen_lroundhfdi2 (rtx, rtx);
extern rtx gen_lfrintnhfdi2 (rtx, rtx);
extern rtx gen_lbtruncuhfdi2 (rtx, rtx);
extern rtx gen_lceiluhfdi2 (rtx, rtx);
extern rtx gen_lflooruhfdi2 (rtx, rtx);
extern rtx gen_lrounduhfdi2 (rtx, rtx);
extern rtx gen_lfrintnuhfdi2 (rtx, rtx);
extern rtx gen_lbtruncsfsi2 (rtx, rtx);
extern rtx gen_lceilsfsi2 (rtx, rtx);
extern rtx gen_lfloorsfsi2 (rtx, rtx);
extern rtx gen_lroundsfsi2 (rtx, rtx);
extern rtx gen_lfrintnsfsi2 (rtx, rtx);
extern rtx gen_lbtruncusfsi2 (rtx, rtx);
extern rtx gen_lceilusfsi2 (rtx, rtx);
extern rtx gen_lfloorusfsi2 (rtx, rtx);
extern rtx gen_lroundusfsi2 (rtx, rtx);
extern rtx gen_lfrintnusfsi2 (rtx, rtx);
extern rtx gen_lbtruncsfdi2 (rtx, rtx);
extern rtx gen_lceilsfdi2 (rtx, rtx);
extern rtx gen_lfloorsfdi2 (rtx, rtx);
extern rtx gen_lroundsfdi2 (rtx, rtx);
extern rtx gen_lfrintnsfdi2 (rtx, rtx);
extern rtx gen_lbtruncusfdi2 (rtx, rtx);
extern rtx gen_lceilusfdi2 (rtx, rtx);
extern rtx gen_lfloorusfdi2 (rtx, rtx);
extern rtx gen_lroundusfdi2 (rtx, rtx);
extern rtx gen_lfrintnusfdi2 (rtx, rtx);
extern rtx gen_lbtruncdfsi2 (rtx, rtx);
extern rtx gen_lceildfsi2 (rtx, rtx);
extern rtx gen_lfloordfsi2 (rtx, rtx);
extern rtx gen_lrounddfsi2 (rtx, rtx);
extern rtx gen_lfrintndfsi2 (rtx, rtx);
extern rtx gen_lbtruncudfsi2 (rtx, rtx);
extern rtx gen_lceiludfsi2 (rtx, rtx);
extern rtx gen_lfloorudfsi2 (rtx, rtx);
extern rtx gen_lroundudfsi2 (rtx, rtx);
extern rtx gen_lfrintnudfsi2 (rtx, rtx);
extern rtx gen_lbtruncdfdi2 (rtx, rtx);
extern rtx gen_lceildfdi2 (rtx, rtx);
extern rtx gen_lfloordfdi2 (rtx, rtx);
extern rtx gen_lrounddfdi2 (rtx, rtx);
extern rtx gen_lfrintndfdi2 (rtx, rtx);
extern rtx gen_lbtruncudfdi2 (rtx, rtx);
extern rtx gen_lceiludfdi2 (rtx, rtx);
extern rtx gen_lfloorudfdi2 (rtx, rtx);
extern rtx gen_lroundudfdi2 (rtx, rtx);
extern rtx gen_lfrintnudfdi2 (rtx, rtx);
extern rtx gen_fmahf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmasf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmadf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmahf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmasf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmadf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmssf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmsdf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmssf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmsdf4 (rtx, rtx, rtx, rtx);
extern rtx gen_extendsfdf2 (rtx, rtx);
extern rtx gen_extendhfsf2 (rtx, rtx);
extern rtx gen_extendhfdf2 (rtx, rtx);
extern rtx gen_truncdfsf2 (rtx, rtx);
extern rtx gen_truncsfhf2 (rtx, rtx);
extern rtx gen_truncdfhf2 (rtx, rtx);
extern rtx gen_fix_trunchfsi2 (rtx, rtx);
extern rtx gen_fixuns_trunchfsi2 (rtx, rtx);
extern rtx gen_fix_trunchfdi2 (rtx, rtx);
extern rtx gen_fixuns_trunchfdi2 (rtx, rtx);
extern rtx gen_fix_truncsfsi2 (rtx, rtx);
extern rtx gen_fixuns_truncsfsi2 (rtx, rtx);
extern rtx gen_fix_truncsfdi2 (rtx, rtx);
extern rtx gen_fixuns_truncsfdi2 (rtx, rtx);
extern rtx gen_fix_truncdfsi2 (rtx, rtx);
extern rtx gen_fixuns_truncdfsi2 (rtx, rtx);
extern rtx gen_fix_truncdfdi2 (rtx, rtx);
extern rtx gen_fixuns_truncdfdi2 (rtx, rtx);
extern rtx gen_floatsisf2 (rtx, rtx);
extern rtx gen_floatunssisf2 (rtx, rtx);
extern rtx gen_floatdidf2 (rtx, rtx);
extern rtx gen_floatunsdidf2 (rtx, rtx);
extern rtx gen_floatdisf2 (rtx, rtx);
extern rtx gen_floatunsdisf2 (rtx, rtx);
extern rtx gen_floatsidf2 (rtx, rtx);
extern rtx gen_floatunssidf2 (rtx, rtx);
extern rtx gen_aarch64_fp16_floatsihf2 (rtx, rtx);
extern rtx gen_aarch64_fp16_floatunssihf2 (rtx, rtx);
extern rtx gen_aarch64_fp16_floatdihf2 (rtx, rtx);
extern rtx gen_aarch64_fp16_floatunsdihf2 (rtx, rtx);
extern rtx gen_fcvtzssf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzusf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzsdf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzudf3 (rtx, rtx, rtx);
extern rtx gen_scvtfsi3 (rtx, rtx, rtx);
extern rtx gen_ucvtfsi3 (rtx, rtx, rtx);
extern rtx gen_scvtfdi3 (rtx, rtx, rtx);
extern rtx gen_ucvtfdi3 (rtx, rtx, rtx);
extern rtx gen_fcvtzshfsi3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuhfsi3 (rtx, rtx, rtx);
extern rtx gen_fcvtzshfdi3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuhfdi3 (rtx, rtx, rtx);
extern rtx gen_scvtfsihf3 (rtx, rtx, rtx);
extern rtx gen_ucvtfsihf3 (rtx, rtx, rtx);
extern rtx gen_scvtfdihf3 (rtx, rtx, rtx);
extern rtx gen_ucvtfdihf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzshf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuhf3 (rtx, rtx, rtx);
extern rtx gen_scvtfhi3 (rtx, rtx, rtx);
extern rtx gen_ucvtfhi3 (rtx, rtx, rtx);
extern rtx gen_addhf3 (rtx, rtx, rtx);
extern rtx gen_addsf3 (rtx, rtx, rtx);
extern rtx gen_adddf3 (rtx, rtx, rtx);
extern rtx gen_subhf3 (rtx, rtx, rtx);
extern rtx gen_subsf3 (rtx, rtx, rtx);
extern rtx gen_subdf3 (rtx, rtx, rtx);
extern rtx gen_mulhf3 (rtx, rtx, rtx);
extern rtx gen_mulsf3 (rtx, rtx, rtx);
extern rtx gen_muldf3 (rtx, rtx, rtx);
extern rtx gen_neghf2 (rtx, rtx);
extern rtx gen_negsf2 (rtx, rtx);
extern rtx gen_negdf2 (rtx, rtx);
extern rtx gen_abshf2 (rtx, rtx);
extern rtx gen_abssf2 (rtx, rtx);
extern rtx gen_absdf2 (rtx, rtx);
extern rtx gen_smaxsf3 (rtx, rtx, rtx);
extern rtx gen_smaxdf3 (rtx, rtx, rtx);
extern rtx gen_sminsf3 (rtx, rtx, rtx);
extern rtx gen_smindf3 (rtx, rtx, rtx);
extern rtx gen_smax_nanhf3 (rtx, rtx, rtx);
extern rtx gen_smin_nanhf3 (rtx, rtx, rtx);
extern rtx gen_fmaxhf3 (rtx, rtx, rtx);
extern rtx gen_fminhf3 (rtx, rtx, rtx);
extern rtx gen_smax_nansf3 (rtx, rtx, rtx);
extern rtx gen_smin_nansf3 (rtx, rtx, rtx);
extern rtx gen_fmaxsf3 (rtx, rtx, rtx);
extern rtx gen_fminsf3 (rtx, rtx, rtx);
extern rtx gen_smax_nandf3 (rtx, rtx, rtx);
extern rtx gen_smin_nandf3 (rtx, rtx, rtx);
extern rtx gen_fmaxdf3 (rtx, rtx, rtx);
extern rtx gen_fmindf3 (rtx, rtx, rtx);
extern rtx gen_aarch64_movdi_tilow (rtx, rtx);
extern rtx gen_aarch64_movdi_tflow (rtx, rtx);
extern rtx gen_aarch64_movdi_tihigh (rtx, rtx);
extern rtx gen_aarch64_movdi_tfhigh (rtx, rtx);
extern rtx gen_aarch64_movtihigh_di (rtx, rtx);
extern rtx gen_aarch64_movtfhigh_di (rtx, rtx);
extern rtx gen_aarch64_movtilow_di (rtx, rtx);
extern rtx gen_aarch64_movtflow_di (rtx, rtx);
extern rtx gen_aarch64_movtilow_tilow (rtx, rtx);
extern rtx gen_add_losym_si (rtx, rtx, rtx);
extern rtx gen_add_losym_di (rtx, rtx, rtx);
extern rtx gen_ldr_got_small_si (rtx, rtx, rtx);
extern rtx gen_ldr_got_small_di (rtx, rtx, rtx);
extern rtx gen_ldr_got_small_sidi (rtx, rtx, rtx);
extern rtx gen_ldr_got_small_28k_si (rtx, rtx, rtx);
extern rtx gen_ldr_got_small_28k_di (rtx, rtx, rtx);
extern rtx gen_ldr_got_small_28k_sidi (rtx, rtx, rtx);
extern rtx gen_ldr_got_tiny (rtx, rtx);
extern rtx gen_aarch64_load_tp_hard (rtx);
extern rtx gen_tlsie_small_si (rtx, rtx);
extern rtx gen_tlsie_small_di (rtx, rtx);
extern rtx gen_tlsie_small_sidi (rtx, rtx);
extern rtx gen_tlsie_tiny_si (rtx, rtx, rtx);
extern rtx gen_tlsie_tiny_di (rtx, rtx, rtx);
extern rtx gen_tlsie_tiny_sidi (rtx, rtx, rtx);
extern rtx gen_tlsle12_si (rtx, rtx, rtx);
extern rtx gen_tlsle12_di (rtx, rtx, rtx);
extern rtx gen_tlsle24_si (rtx, rtx, rtx);
extern rtx gen_tlsle24_di (rtx, rtx, rtx);
extern rtx gen_tlsle32_si (rtx, rtx);
extern rtx gen_tlsle32_di (rtx, rtx);
extern rtx gen_tlsle48_si (rtx, rtx);
extern rtx gen_tlsle48_di (rtx, rtx);
extern rtx gen_tlsdesc_small_si (rtx);
extern rtx gen_tlsdesc_small_di (rtx);
extern rtx gen_stack_tie (rtx, rtx);
extern rtx gen_pacisp (void);
extern rtx gen_autisp (void);
extern rtx gen_paci1716 (void);
extern rtx gen_auti1716 (void);
extern rtx gen_xpaclri (void);
extern rtx gen_blockage (void);
extern rtx gen_probe_stack_range (rtx, rtx, rtx);
extern rtx gen_stack_protect_set_si (rtx, rtx);
extern rtx gen_stack_protect_set_di (rtx, rtx);
extern rtx gen_stack_protect_test_si (rtx, rtx, rtx);
extern rtx gen_stack_protect_test_di (rtx, rtx, rtx);
extern rtx gen_set_fpcr (rtx);
extern rtx gen_get_fpcr (rtx);
extern rtx gen_set_fpsr (rtx);
extern rtx gen_get_fpsr (rtx);
extern rtx gen_aarch64_simd_dupv8qi (rtx, rtx);
extern rtx gen_aarch64_simd_dupv16qi (rtx, rtx);
extern rtx gen_aarch64_simd_dupv4hi (rtx, rtx);
extern rtx gen_aarch64_simd_dupv8hi (rtx, rtx);
extern rtx gen_aarch64_simd_dupv2si (rtx, rtx);
extern rtx gen_aarch64_simd_dupv4si (rtx, rtx);
extern rtx gen_aarch64_simd_dupv2di (rtx, rtx);
extern rtx gen_aarch64_simd_dupv4hf (rtx, rtx);
extern rtx gen_aarch64_simd_dupv8hf (rtx, rtx);
extern rtx gen_aarch64_simd_dupv2sf (rtx, rtx);
extern rtx gen_aarch64_simd_dupv4sf (rtx, rtx);
extern rtx gen_aarch64_simd_dupv2df (rtx, rtx);
extern rtx gen_aarch64_dup_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_128v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_64v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_128v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_64v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_128v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_64v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_128v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_64v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_128v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_dup_lane_to_64v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_store_lane0v2df (rtx, rtx, rtx);
extern rtx gen_load_pairv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_load_pairv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_load_pairv4hf (rtx, rtx, rtx, rtx);
extern rtx gen_load_pairv2si (rtx, rtx, rtx, rtx);
extern rtx gen_load_pairv2sf (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairv4hf (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairv2si (rtx, rtx, rtx, rtx);
extern rtx gen_store_pairv2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v16qilow (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v8hilow (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v4silow (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v2dilow (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v8hflow (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v4sflow (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v2dflow (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v16qihigh (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v8hihigh (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v4sihigh (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v2dihigh (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v8hfhigh (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v4sfhigh (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_mov_from_v2dfhigh (rtx, rtx, rtx);
extern rtx gen_ornv8qi3 (rtx, rtx, rtx);
extern rtx gen_ornv16qi3 (rtx, rtx, rtx);
extern rtx gen_ornv4hi3 (rtx, rtx, rtx);
extern rtx gen_ornv8hi3 (rtx, rtx, rtx);
extern rtx gen_ornv2si3 (rtx, rtx, rtx);
extern rtx gen_ornv4si3 (rtx, rtx, rtx);
extern rtx gen_ornv2di3 (rtx, rtx, rtx);
extern rtx gen_bicv8qi3 (rtx, rtx, rtx);
extern rtx gen_bicv16qi3 (rtx, rtx, rtx);
extern rtx gen_bicv4hi3 (rtx, rtx, rtx);
extern rtx gen_bicv8hi3 (rtx, rtx, rtx);
extern rtx gen_bicv2si3 (rtx, rtx, rtx);
extern rtx gen_bicv4si3 (rtx, rtx, rtx);
extern rtx gen_bicv2di3 (rtx, rtx, rtx);
extern rtx gen_addv8qi3 (rtx, rtx, rtx);
extern rtx gen_addv16qi3 (rtx, rtx, rtx);
extern rtx gen_addv4hi3 (rtx, rtx, rtx);
extern rtx gen_addv8hi3 (rtx, rtx, rtx);
extern rtx gen_addv2si3 (rtx, rtx, rtx);
extern rtx gen_addv4si3 (rtx, rtx, rtx);
extern rtx gen_addv2di3 (rtx, rtx, rtx);
extern rtx gen_subv8qi3 (rtx, rtx, rtx);
extern rtx gen_subv16qi3 (rtx, rtx, rtx);
extern rtx gen_subv4hi3 (rtx, rtx, rtx);
extern rtx gen_subv8hi3 (rtx, rtx, rtx);
extern rtx gen_subv2si3 (rtx, rtx, rtx);
extern rtx gen_subv4si3 (rtx, rtx, rtx);
extern rtx gen_subv2di3 (rtx, rtx, rtx);
extern rtx gen_mulv8qi3 (rtx, rtx, rtx);
extern rtx gen_mulv16qi3 (rtx, rtx, rtx);
extern rtx gen_mulv4hi3 (rtx, rtx, rtx);
extern rtx gen_mulv8hi3 (rtx, rtx, rtx);
extern rtx gen_mulv2si3 (rtx, rtx, rtx);
extern rtx gen_mulv4si3 (rtx, rtx, rtx);
extern rtx gen_bswapv4hi2 (rtx, rtx);
extern rtx gen_bswapv8hi2 (rtx, rtx);
extern rtx gen_bswapv2si2 (rtx, rtx);
extern rtx gen_bswapv4si2 (rtx, rtx);
extern rtx gen_bswapv2di2 (rtx, rtx);
extern rtx gen_aarch64_rbitv8qi (rtx, rtx);
extern rtx gen_aarch64_rbitv16qi (rtx, rtx);
extern rtx gen_aarch64_sdotv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_udotv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sdotv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_udotv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sdot_lanev8qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_udot_lanev8qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sdot_lanev16qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_udot_lanev16qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sdot_laneqv8qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_udot_laneqv8qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sdot_laneqv16qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_udot_laneqv16qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtev4hf (rtx, rtx);
extern rtx gen_aarch64_rsqrtev8hf (rtx, rtx);
extern rtx gen_aarch64_rsqrtev2sf (rtx, rtx);
extern rtx gen_aarch64_rsqrtev4sf (rtx, rtx);
extern rtx gen_aarch64_rsqrtev2df (rtx, rtx);
extern rtx gen_aarch64_rsqrtehf (rtx, rtx);
extern rtx gen_aarch64_rsqrtesf (rtx, rtx);
extern rtx gen_aarch64_rsqrtedf (rtx, rtx);
extern rtx gen_aarch64_rsqrtsv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtsv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtsv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtsv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtsv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtshf (rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtssf (rtx, rtx, rtx);
extern rtx gen_aarch64_rsqrtsdf (rtx, rtx, rtx);
extern rtx gen_negv8qi2 (rtx, rtx);
extern rtx gen_negv16qi2 (rtx, rtx);
extern rtx gen_negv4hi2 (rtx, rtx);
extern rtx gen_negv8hi2 (rtx, rtx);
extern rtx gen_negv2si2 (rtx, rtx);
extern rtx gen_negv4si2 (rtx, rtx);
extern rtx gen_negv2di2 (rtx, rtx);
extern rtx gen_absv8qi2 (rtx, rtx);
extern rtx gen_absv16qi2 (rtx, rtx);
extern rtx gen_absv4hi2 (rtx, rtx);
extern rtx gen_absv8hi2 (rtx, rtx);
extern rtx gen_absv2si2 (rtx, rtx);
extern rtx gen_absv4si2 (rtx, rtx);
extern rtx gen_absv2di2 (rtx, rtx);
extern rtx gen_aarch64_absv8qi (rtx, rtx);
extern rtx gen_aarch64_absv16qi (rtx, rtx);
extern rtx gen_aarch64_absv4hi (rtx, rtx);
extern rtx gen_aarch64_absv8hi (rtx, rtx);
extern rtx gen_aarch64_absv2si (rtx, rtx);
extern rtx gen_aarch64_absv4si (rtx, rtx);
extern rtx gen_aarch64_absv2di (rtx, rtx);
extern rtx gen_aarch64_absdi (rtx, rtx);
extern rtx gen_abdv8qi_3 (rtx, rtx, rtx);
extern rtx gen_abdv16qi_3 (rtx, rtx, rtx);
extern rtx gen_abdv4hi_3 (rtx, rtx, rtx);
extern rtx gen_abdv8hi_3 (rtx, rtx, rtx);
extern rtx gen_abdv2si_3 (rtx, rtx, rtx);
extern rtx gen_abdv4si_3 (rtx, rtx, rtx);
extern rtx gen_abav8qi_3 (rtx, rtx, rtx, rtx);
extern rtx gen_abav16qi_3 (rtx, rtx, rtx, rtx);
extern rtx gen_abav4hi_3 (rtx, rtx, rtx, rtx);
extern rtx gen_abav8hi_3 (rtx, rtx, rtx, rtx);
extern rtx gen_abav2si_3 (rtx, rtx, rtx, rtx);
extern rtx gen_abav4si_3 (rtx, rtx, rtx, rtx);
extern rtx gen_fabdv4hf3 (rtx, rtx, rtx);
extern rtx gen_fabdv8hf3 (rtx, rtx, rtx);
extern rtx gen_fabdv2sf3 (rtx, rtx, rtx);
extern rtx gen_fabdv4sf3 (rtx, rtx, rtx);
extern rtx gen_fabdv2df3 (rtx, rtx, rtx);
extern rtx gen_fabdhf3 (rtx, rtx, rtx);
extern rtx gen_fabdsf3 (rtx, rtx, rtx);
extern rtx gen_fabddf3 (rtx, rtx, rtx);
extern rtx gen_andv8qi3 (rtx, rtx, rtx);
extern rtx gen_andv16qi3 (rtx, rtx, rtx);
extern rtx gen_andv4hi3 (rtx, rtx, rtx);
extern rtx gen_andv8hi3 (rtx, rtx, rtx);
extern rtx gen_andv2si3 (rtx, rtx, rtx);
extern rtx gen_andv4si3 (rtx, rtx, rtx);
extern rtx gen_andv2di3 (rtx, rtx, rtx);
extern rtx gen_iorv8qi3 (rtx, rtx, rtx);
extern rtx gen_iorv16qi3 (rtx, rtx, rtx);
extern rtx gen_iorv4hi3 (rtx, rtx, rtx);
extern rtx gen_iorv8hi3 (rtx, rtx, rtx);
extern rtx gen_iorv2si3 (rtx, rtx, rtx);
extern rtx gen_iorv4si3 (rtx, rtx, rtx);
extern rtx gen_iorv2di3 (rtx, rtx, rtx);
extern rtx gen_xorv8qi3 (rtx, rtx, rtx);
extern rtx gen_xorv16qi3 (rtx, rtx, rtx);
extern rtx gen_xorv4hi3 (rtx, rtx, rtx);
extern rtx gen_xorv8hi3 (rtx, rtx, rtx);
extern rtx gen_xorv2si3 (rtx, rtx, rtx);
extern rtx gen_xorv4si3 (rtx, rtx, rtx);
extern rtx gen_xorv2di3 (rtx, rtx, rtx);
extern rtx gen_one_cmplv8qi2 (rtx, rtx);
extern rtx gen_one_cmplv16qi2 (rtx, rtx);
extern rtx gen_one_cmplv4hi2 (rtx, rtx);
extern rtx gen_one_cmplv8hi2 (rtx, rtx);
extern rtx gen_one_cmplv2si2 (rtx, rtx);
extern rtx gen_one_cmplv4si2 (rtx, rtx);
extern rtx gen_one_cmplv2di2 (rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_lshrv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_lshrv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_lshrv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_lshrv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_lshrv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_lshrv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_lshrv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ashrv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ashrv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ashrv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ashrv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ashrv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ashrv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ashrv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_imm_shlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_imm_shlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_imm_shlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_imm_shlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_imm_shlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_imm_shlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_imm_shlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_sshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_sshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_sshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_sshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_sshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_sshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_sshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv8qi_unsigned (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv16qi_unsigned (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv4hi_unsigned (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv8hi_unsigned (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv2si_unsigned (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv4si_unsigned (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv2di_unsigned (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv8qi_signed (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv16qi_signed (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv4hi_signed (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv8hi_signed (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv2si_signed (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv4si_signed (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_reg_shlv2di_signed (rtx, rtx, rtx);
extern rtx gen_vec_shr_v8qi (rtx, rtx, rtx);
extern rtx gen_vec_shr_v4hi (rtx, rtx, rtx);
extern rtx gen_vec_shr_v4hf (rtx, rtx, rtx);
extern rtx gen_vec_shr_v2si (rtx, rtx, rtx);
extern rtx gen_vec_shr_v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_setv2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlav8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlav16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlav4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlav8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlav2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlav4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlsv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlsv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlsv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlsv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlsv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_mlsv4si (rtx, rtx, rtx, rtx);
extern rtx gen_smaxv8qi3 (rtx, rtx, rtx);
extern rtx gen_sminv8qi3 (rtx, rtx, rtx);
extern rtx gen_umaxv8qi3 (rtx, rtx, rtx);
extern rtx gen_uminv8qi3 (rtx, rtx, rtx);
extern rtx gen_smaxv16qi3 (rtx, rtx, rtx);
extern rtx gen_sminv16qi3 (rtx, rtx, rtx);
extern rtx gen_umaxv16qi3 (rtx, rtx, rtx);
extern rtx gen_uminv16qi3 (rtx, rtx, rtx);
extern rtx gen_smaxv4hi3 (rtx, rtx, rtx);
extern rtx gen_sminv4hi3 (rtx, rtx, rtx);
extern rtx gen_umaxv4hi3 (rtx, rtx, rtx);
extern rtx gen_uminv4hi3 (rtx, rtx, rtx);
extern rtx gen_smaxv8hi3 (rtx, rtx, rtx);
extern rtx gen_sminv8hi3 (rtx, rtx, rtx);
extern rtx gen_umaxv8hi3 (rtx, rtx, rtx);
extern rtx gen_uminv8hi3 (rtx, rtx, rtx);
extern rtx gen_smaxv2si3 (rtx, rtx, rtx);
extern rtx gen_sminv2si3 (rtx, rtx, rtx);
extern rtx gen_umaxv2si3 (rtx, rtx, rtx);
extern rtx gen_uminv2si3 (rtx, rtx, rtx);
extern rtx gen_smaxv4si3 (rtx, rtx, rtx);
extern rtx gen_sminv4si3 (rtx, rtx, rtx);
extern rtx gen_umaxv4si3 (rtx, rtx, rtx);
extern rtx gen_uminv4si3 (rtx, rtx, rtx);
extern rtx gen_aarch64_umaxpv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uminpv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_umaxpv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uminpv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_umaxpv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uminpv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_umaxpv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uminpv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_umaxpv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uminpv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_umaxpv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uminpv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_smax_nanpv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_smin_nanpv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_smax_nanpv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_smin_nanpv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_smax_nanpv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_smin_nanpv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_smax_nanpv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_smin_nanpv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_smax_nanpv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_smin_nanpv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_smaxpv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_sminpv2df (rtx, rtx, rtx);
extern rtx gen_move_lo_quad_internal_v16qi (rtx, rtx);
extern rtx gen_move_lo_quad_internal_v8hi (rtx, rtx);
extern rtx gen_move_lo_quad_internal_v4si (rtx, rtx);
extern rtx gen_move_lo_quad_internal_v8hf (rtx, rtx);
extern rtx gen_move_lo_quad_internal_v4sf (rtx, rtx);
extern rtx gen_move_lo_quad_internal_v2di (rtx, rtx);
extern rtx gen_move_lo_quad_internal_v2df (rtx, rtx);
extern rtx gen_move_lo_quad_internal_be_v16qi (rtx, rtx);
extern rtx gen_move_lo_quad_internal_be_v8hi (rtx, rtx);
extern rtx gen_move_lo_quad_internal_be_v4si (rtx, rtx);
extern rtx gen_move_lo_quad_internal_be_v8hf (rtx, rtx);
extern rtx gen_move_lo_quad_internal_be_v4sf (rtx, rtx);
extern rtx gen_move_lo_quad_internal_be_v2di (rtx, rtx);
extern rtx gen_move_lo_quad_internal_be_v2df (rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_be_v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_be_v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_be_v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_be_v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_be_v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_be_v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_move_hi_quad_be_v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_pack_trunc_v8hi (rtx, rtx);
extern rtx gen_aarch64_simd_vec_pack_trunc_v4si (rtx, rtx);
extern rtx gen_aarch64_simd_vec_pack_trunc_v2di (rtx, rtx);
extern rtx gen_vec_pack_trunc_v8hi (rtx, rtx, rtx);
extern rtx gen_vec_pack_trunc_v4si (rtx, rtx, rtx);
extern rtx gen_vec_pack_trunc_v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_lo_v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacku_lo_v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_lo_v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacku_lo_v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_lo_v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacku_lo_v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_hi_v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacku_hi_v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_hi_v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacku_hi_v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_hi_v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacku_hi_v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_smult_lo_v16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_umult_lo_v16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_smult_lo_v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_umult_lo_v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_smult_lo_v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_umult_lo_v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_smult_hi_v16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_umult_hi_v16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_smult_hi_v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_umult_hi_v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_smult_hi_v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_umult_hi_v4si (rtx, rtx, rtx, rtx);
extern rtx gen_addv4hf3 (rtx, rtx, rtx);
extern rtx gen_addv8hf3 (rtx, rtx, rtx);
extern rtx gen_addv2sf3 (rtx, rtx, rtx);
extern rtx gen_addv4sf3 (rtx, rtx, rtx);
extern rtx gen_addv2df3 (rtx, rtx, rtx);
extern rtx gen_subv4hf3 (rtx, rtx, rtx);
extern rtx gen_subv8hf3 (rtx, rtx, rtx);
extern rtx gen_subv2sf3 (rtx, rtx, rtx);
extern rtx gen_subv4sf3 (rtx, rtx, rtx);
extern rtx gen_subv2df3 (rtx, rtx, rtx);
extern rtx gen_mulv4hf3 (rtx, rtx, rtx);
extern rtx gen_mulv8hf3 (rtx, rtx, rtx);
extern rtx gen_mulv2sf3 (rtx, rtx, rtx);
extern rtx gen_mulv4sf3 (rtx, rtx, rtx);
extern rtx gen_mulv2df3 (rtx, rtx, rtx);
extern rtx gen_negv4hf2 (rtx, rtx);
extern rtx gen_negv8hf2 (rtx, rtx);
extern rtx gen_negv2sf2 (rtx, rtx);
extern rtx gen_negv4sf2 (rtx, rtx);
extern rtx gen_negv2df2 (rtx, rtx);
extern rtx gen_absv4hf2 (rtx, rtx);
extern rtx gen_absv8hf2 (rtx, rtx);
extern rtx gen_absv2sf2 (rtx, rtx);
extern rtx gen_absv4sf2 (rtx, rtx);
extern rtx gen_absv2df2 (rtx, rtx);
extern rtx gen_fmav4hf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmav8hf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmav2sf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmav4sf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fmav2df4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmav4hf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmav8hf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmav2sf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmav4sf4 (rtx, rtx, rtx, rtx);
extern rtx gen_fnmav2df4 (rtx, rtx, rtx, rtx);
extern rtx gen_btruncv4hf2 (rtx, rtx);
extern rtx gen_ceilv4hf2 (rtx, rtx);
extern rtx gen_floorv4hf2 (rtx, rtx);
extern rtx gen_frintnv4hf2 (rtx, rtx);
extern rtx gen_nearbyintv4hf2 (rtx, rtx);
extern rtx gen_rintv4hf2 (rtx, rtx);
extern rtx gen_roundv4hf2 (rtx, rtx);
extern rtx gen_btruncv8hf2 (rtx, rtx);
extern rtx gen_ceilv8hf2 (rtx, rtx);
extern rtx gen_floorv8hf2 (rtx, rtx);
extern rtx gen_frintnv8hf2 (rtx, rtx);
extern rtx gen_nearbyintv8hf2 (rtx, rtx);
extern rtx gen_rintv8hf2 (rtx, rtx);
extern rtx gen_roundv8hf2 (rtx, rtx);
extern rtx gen_btruncv2sf2 (rtx, rtx);
extern rtx gen_ceilv2sf2 (rtx, rtx);
extern rtx gen_floorv2sf2 (rtx, rtx);
extern rtx gen_frintnv2sf2 (rtx, rtx);
extern rtx gen_nearbyintv2sf2 (rtx, rtx);
extern rtx gen_rintv2sf2 (rtx, rtx);
extern rtx gen_roundv2sf2 (rtx, rtx);
extern rtx gen_btruncv4sf2 (rtx, rtx);
extern rtx gen_ceilv4sf2 (rtx, rtx);
extern rtx gen_floorv4sf2 (rtx, rtx);
extern rtx gen_frintnv4sf2 (rtx, rtx);
extern rtx gen_nearbyintv4sf2 (rtx, rtx);
extern rtx gen_rintv4sf2 (rtx, rtx);
extern rtx gen_roundv4sf2 (rtx, rtx);
extern rtx gen_btruncv2df2 (rtx, rtx);
extern rtx gen_ceilv2df2 (rtx, rtx);
extern rtx gen_floorv2df2 (rtx, rtx);
extern rtx gen_frintnv2df2 (rtx, rtx);
extern rtx gen_nearbyintv2df2 (rtx, rtx);
extern rtx gen_rintv2df2 (rtx, rtx);
extern rtx gen_roundv2df2 (rtx, rtx);
extern rtx gen_lbtruncv4hfv4hi2 (rtx, rtx);
extern rtx gen_lceilv4hfv4hi2 (rtx, rtx);
extern rtx gen_lfloorv4hfv4hi2 (rtx, rtx);
extern rtx gen_lroundv4hfv4hi2 (rtx, rtx);
extern rtx gen_lfrintnv4hfv4hi2 (rtx, rtx);
extern rtx gen_lbtruncuv4hfv4hi2 (rtx, rtx);
extern rtx gen_lceiluv4hfv4hi2 (rtx, rtx);
extern rtx gen_lflooruv4hfv4hi2 (rtx, rtx);
extern rtx gen_lrounduv4hfv4hi2 (rtx, rtx);
extern rtx gen_lfrintnuv4hfv4hi2 (rtx, rtx);
extern rtx gen_lbtruncv8hfv8hi2 (rtx, rtx);
extern rtx gen_lceilv8hfv8hi2 (rtx, rtx);
extern rtx gen_lfloorv8hfv8hi2 (rtx, rtx);
extern rtx gen_lroundv8hfv8hi2 (rtx, rtx);
extern rtx gen_lfrintnv8hfv8hi2 (rtx, rtx);
extern rtx gen_lbtruncuv8hfv8hi2 (rtx, rtx);
extern rtx gen_lceiluv8hfv8hi2 (rtx, rtx);
extern rtx gen_lflooruv8hfv8hi2 (rtx, rtx);
extern rtx gen_lrounduv8hfv8hi2 (rtx, rtx);
extern rtx gen_lfrintnuv8hfv8hi2 (rtx, rtx);
extern rtx gen_lbtruncv2sfv2si2 (rtx, rtx);
extern rtx gen_lceilv2sfv2si2 (rtx, rtx);
extern rtx gen_lfloorv2sfv2si2 (rtx, rtx);
extern rtx gen_lroundv2sfv2si2 (rtx, rtx);
extern rtx gen_lfrintnv2sfv2si2 (rtx, rtx);
extern rtx gen_lbtruncuv2sfv2si2 (rtx, rtx);
extern rtx gen_lceiluv2sfv2si2 (rtx, rtx);
extern rtx gen_lflooruv2sfv2si2 (rtx, rtx);
extern rtx gen_lrounduv2sfv2si2 (rtx, rtx);
extern rtx gen_lfrintnuv2sfv2si2 (rtx, rtx);
extern rtx gen_lbtruncv4sfv4si2 (rtx, rtx);
extern rtx gen_lceilv4sfv4si2 (rtx, rtx);
extern rtx gen_lfloorv4sfv4si2 (rtx, rtx);
extern rtx gen_lroundv4sfv4si2 (rtx, rtx);
extern rtx gen_lfrintnv4sfv4si2 (rtx, rtx);
extern rtx gen_lbtruncuv4sfv4si2 (rtx, rtx);
extern rtx gen_lceiluv4sfv4si2 (rtx, rtx);
extern rtx gen_lflooruv4sfv4si2 (rtx, rtx);
extern rtx gen_lrounduv4sfv4si2 (rtx, rtx);
extern rtx gen_lfrintnuv4sfv4si2 (rtx, rtx);
extern rtx gen_lbtruncv2dfv2di2 (rtx, rtx);
extern rtx gen_lceilv2dfv2di2 (rtx, rtx);
extern rtx gen_lfloorv2dfv2di2 (rtx, rtx);
extern rtx gen_lroundv2dfv2di2 (rtx, rtx);
extern rtx gen_lfrintnv2dfv2di2 (rtx, rtx);
extern rtx gen_lbtruncuv2dfv2di2 (rtx, rtx);
extern rtx gen_lceiluv2dfv2di2 (rtx, rtx);
extern rtx gen_lflooruv2dfv2di2 (rtx, rtx);
extern rtx gen_lrounduv2dfv2di2 (rtx, rtx);
extern rtx gen_lfrintnuv2dfv2di2 (rtx, rtx);
extern rtx gen_lbtrunchfhi2 (rtx, rtx);
extern rtx gen_lceilhfhi2 (rtx, rtx);
extern rtx gen_lfloorhfhi2 (rtx, rtx);
extern rtx gen_lroundhfhi2 (rtx, rtx);
extern rtx gen_lfrintnhfhi2 (rtx, rtx);
extern rtx gen_lbtruncuhfhi2 (rtx, rtx);
extern rtx gen_lceiluhfhi2 (rtx, rtx);
extern rtx gen_lflooruhfhi2 (rtx, rtx);
extern rtx gen_lrounduhfhi2 (rtx, rtx);
extern rtx gen_lfrintnuhfhi2 (rtx, rtx);
extern rtx gen_fix_trunchfhi2 (rtx, rtx);
extern rtx gen_fixuns_trunchfhi2 (rtx, rtx);
extern rtx gen_floathihf2 (rtx, rtx);
extern rtx gen_floatunshihf2 (rtx, rtx);
extern rtx gen_floatv4hiv4hf2 (rtx, rtx);
extern rtx gen_floatunsv4hiv4hf2 (rtx, rtx);
extern rtx gen_floatv8hiv8hf2 (rtx, rtx);
extern rtx gen_floatunsv8hiv8hf2 (rtx, rtx);
extern rtx gen_floatv2siv2sf2 (rtx, rtx);
extern rtx gen_floatunsv2siv2sf2 (rtx, rtx);
extern rtx gen_floatv4siv4sf2 (rtx, rtx);
extern rtx gen_floatunsv4siv4sf2 (rtx, rtx);
extern rtx gen_floatv2div2df2 (rtx, rtx);
extern rtx gen_floatunsv2div2df2 (rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_lo_v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_lo_v4sf (rtx, rtx, rtx);
extern rtx gen_fcvtzsv4hf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuv4hf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzsv8hf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuv8hf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzsv2sf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuv2sf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzsv4sf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuv4sf3 (rtx, rtx, rtx);
extern rtx gen_fcvtzsv2df3 (rtx, rtx, rtx);
extern rtx gen_fcvtzuv2df3 (rtx, rtx, rtx);
extern rtx gen_scvtfv4hi3 (rtx, rtx, rtx);
extern rtx gen_ucvtfv4hi3 (rtx, rtx, rtx);
extern rtx gen_scvtfv8hi3 (rtx, rtx, rtx);
extern rtx gen_ucvtfv8hi3 (rtx, rtx, rtx);
extern rtx gen_scvtfv2si3 (rtx, rtx, rtx);
extern rtx gen_ucvtfv2si3 (rtx, rtx, rtx);
extern rtx gen_scvtfv4si3 (rtx, rtx, rtx);
extern rtx gen_ucvtfv4si3 (rtx, rtx, rtx);
extern rtx gen_scvtfv2di3 (rtx, rtx, rtx);
extern rtx gen_ucvtfv2di3 (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_hi_v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_vec_unpacks_hi_v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_float_extend_lo_v2df (rtx, rtx);
extern rtx gen_aarch64_float_extend_lo_v4sf (rtx, rtx);
extern rtx gen_aarch64_float_truncate_lo_v2sf (rtx, rtx);
extern rtx gen_aarch64_float_truncate_lo_v4hf (rtx, rtx);
extern rtx gen_aarch64_float_truncate_hi_v4sf_le (rtx, rtx, rtx);
extern rtx gen_aarch64_float_truncate_hi_v8hf_le (rtx, rtx, rtx);
extern rtx gen_aarch64_float_truncate_hi_v4sf_be (rtx, rtx, rtx);
extern rtx gen_aarch64_float_truncate_hi_v8hf_be (rtx, rtx, rtx);
extern rtx gen_smaxv4hf3 (rtx, rtx, rtx);
extern rtx gen_sminv4hf3 (rtx, rtx, rtx);
extern rtx gen_smaxv8hf3 (rtx, rtx, rtx);
extern rtx gen_sminv8hf3 (rtx, rtx, rtx);
extern rtx gen_smaxv2sf3 (rtx, rtx, rtx);
extern rtx gen_sminv2sf3 (rtx, rtx, rtx);
extern rtx gen_smaxv4sf3 (rtx, rtx, rtx);
extern rtx gen_sminv4sf3 (rtx, rtx, rtx);
extern rtx gen_smaxv2df3 (rtx, rtx, rtx);
extern rtx gen_sminv2df3 (rtx, rtx, rtx);
extern rtx gen_smax_nanv4hf3 (rtx, rtx, rtx);
extern rtx gen_smin_nanv4hf3 (rtx, rtx, rtx);
extern rtx gen_fmaxv4hf3 (rtx, rtx, rtx);
extern rtx gen_fminv4hf3 (rtx, rtx, rtx);
extern rtx gen_smax_nanv8hf3 (rtx, rtx, rtx);
extern rtx gen_smin_nanv8hf3 (rtx, rtx, rtx);
extern rtx gen_fmaxv8hf3 (rtx, rtx, rtx);
extern rtx gen_fminv8hf3 (rtx, rtx, rtx);
extern rtx gen_smax_nanv2sf3 (rtx, rtx, rtx);
extern rtx gen_smin_nanv2sf3 (rtx, rtx, rtx);
extern rtx gen_fmaxv2sf3 (rtx, rtx, rtx);
extern rtx gen_fminv2sf3 (rtx, rtx, rtx);
extern rtx gen_smax_nanv4sf3 (rtx, rtx, rtx);
extern rtx gen_smin_nanv4sf3 (rtx, rtx, rtx);
extern rtx gen_fmaxv4sf3 (rtx, rtx, rtx);
extern rtx gen_fminv4sf3 (rtx, rtx, rtx);
extern rtx gen_smax_nanv2df3 (rtx, rtx, rtx);
extern rtx gen_smin_nanv2df3 (rtx, rtx, rtx);
extern rtx gen_fmaxv2df3 (rtx, rtx, rtx);
extern rtx gen_fminv2df3 (rtx, rtx, rtx);
extern rtx gen_aarch64_faddpv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_faddpv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_faddpv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_faddpv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_faddpv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_reduc_plus_internalv8qi (rtx, rtx);
extern rtx gen_aarch64_reduc_plus_internalv16qi (rtx, rtx);
extern rtx gen_aarch64_reduc_plus_internalv4hi (rtx, rtx);
extern rtx gen_aarch64_reduc_plus_internalv8hi (rtx, rtx);
extern rtx gen_aarch64_reduc_plus_internalv4si (rtx, rtx);
extern rtx gen_aarch64_reduc_plus_internalv2di (rtx, rtx);
extern rtx gen_aarch64_reduc_plus_internalv2si (rtx, rtx);
extern rtx gen_reduc_plus_scal_v2sf (rtx, rtx);
extern rtx gen_reduc_plus_scal_v2df (rtx, rtx);
extern rtx gen_clrsbv8qi2 (rtx, rtx);
extern rtx gen_clrsbv16qi2 (rtx, rtx);
extern rtx gen_clrsbv4hi2 (rtx, rtx);
extern rtx gen_clrsbv8hi2 (rtx, rtx);
extern rtx gen_clrsbv2si2 (rtx, rtx);
extern rtx gen_clrsbv4si2 (rtx, rtx);
extern rtx gen_clzv8qi2 (rtx, rtx);
extern rtx gen_clzv16qi2 (rtx, rtx);
extern rtx gen_clzv4hi2 (rtx, rtx);
extern rtx gen_clzv8hi2 (rtx, rtx);
extern rtx gen_clzv2si2 (rtx, rtx);
extern rtx gen_clzv4si2 (rtx, rtx);
extern rtx gen_popcountv8qi2 (rtx, rtx);
extern rtx gen_popcountv16qi2 (rtx, rtx);
extern rtx gen_aarch64_reduc_umax_internalv8qi (rtx, rtx);
extern rtx gen_aarch64_reduc_umin_internalv8qi (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv8qi (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv8qi (rtx, rtx);
extern rtx gen_aarch64_reduc_umax_internalv16qi (rtx, rtx);
extern rtx gen_aarch64_reduc_umin_internalv16qi (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv16qi (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv16qi (rtx, rtx);
extern rtx gen_aarch64_reduc_umax_internalv4hi (rtx, rtx);
extern rtx gen_aarch64_reduc_umin_internalv4hi (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv4hi (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv4hi (rtx, rtx);
extern rtx gen_aarch64_reduc_umax_internalv8hi (rtx, rtx);
extern rtx gen_aarch64_reduc_umin_internalv8hi (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv8hi (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv8hi (rtx, rtx);
extern rtx gen_aarch64_reduc_umax_internalv4si (rtx, rtx);
extern rtx gen_aarch64_reduc_umin_internalv4si (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv4si (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv4si (rtx, rtx);
extern rtx gen_aarch64_reduc_umax_internalv2si (rtx, rtx);
extern rtx gen_aarch64_reduc_umin_internalv2si (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv2si (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv2si (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_nan_internalv4hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_nan_internalv4hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv4hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv4hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_nan_internalv8hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_nan_internalv8hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv8hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv8hf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_nan_internalv2sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_nan_internalv2sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv2sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv2sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_nan_internalv4sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_nan_internalv4sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv4sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv4sf (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_nan_internalv2df (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_nan_internalv2df (rtx, rtx);
extern rtx gen_aarch64_reduc_smax_internalv2df (rtx, rtx);
extern rtx gen_aarch64_reduc_smin_internalv2df (rtx, rtx);
extern rtx gen_aarch64_simd_bslv8qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv4hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv2si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv2di_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bsldi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv16qi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv16qi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv16qi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usublv16qi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv8hi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv8hi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv8hi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usublv8hi_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv4si_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv4si_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv4si_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usublv4si_hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv16qi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv16qi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv16qi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usublv16qi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv8hi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv8hi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv8hi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usublv8hi_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv4si_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv4si_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv4si_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usublv4si_lo_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_usublv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_usublv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_ssublv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_usublv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_saddwv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubwv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddwv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_usubwv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddwv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubwv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddwv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_usubwv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddwv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubwv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddwv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_usubwv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_saddwv16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssubwv16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddwv16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usubwv16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddwv8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssubwv8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddwv8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usubwv8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddwv4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssubwv4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddwv4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usubwv4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddw2v16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssubw2v16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddw2v16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usubw2v16qi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddw2v8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssubw2v8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddw2v8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usubw2v8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_saddw2v4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssubw2v4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_uaddw2v4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usubw2v4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_shaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_shsubv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhsubv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhsubv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhsubv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_shaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_shsubv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhsubv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhsubv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhsubv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_shaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_shsubv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhsubv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhsubv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhsubv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_shaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_shsubv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uhsubv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srhsubv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urhsubv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_shaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uhaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_srhaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_urhaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_shsubv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uhsubv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_srhsubv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_urhsubv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_shaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uhaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_srhaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_urhaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_shsubv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uhsubv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_srhsubv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_urhsubv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_addhnv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_raddhnv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_subhnv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_rsubhnv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_addhnv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_raddhnv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_subhnv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_rsubhnv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_addhnv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_raddhnv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_subhnv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_rsubhnv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_addhn2v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_raddhn2v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_subhn2v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_rsubhn2v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_addhn2v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_raddhn2v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_subhn2v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_rsubhn2v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_addhn2v2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_raddhn2v2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_subhn2v2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_rsubhn2v2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_pmulv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_pmulv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxhf (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxsf (rtx, rtx, rtx);
extern rtx gen_aarch64_fmulxdf (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddqi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddqi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubqi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubqi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddhi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubhi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqaddsi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqaddsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubsi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqadddi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqadddi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqsubdi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqsubdi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddqi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddqi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddhi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddhi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqaddsi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqaddsi (rtx, rtx, rtx);
extern rtx gen_aarch64_suqadddi (rtx, rtx, rtx);
extern rtx gen_aarch64_usqadddi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqmovunv8hi (rtx, rtx);
extern rtx gen_aarch64_sqmovunv4si (rtx, rtx);
extern rtx gen_aarch64_sqmovunv2di (rtx, rtx);
extern rtx gen_aarch64_sqmovunhi (rtx, rtx);
extern rtx gen_aarch64_sqmovunsi (rtx, rtx);
extern rtx gen_aarch64_sqmovundi (rtx, rtx);
extern rtx gen_aarch64_sqmovnv8hi (rtx, rtx);
extern rtx gen_aarch64_uqmovnv8hi (rtx, rtx);
extern rtx gen_aarch64_sqmovnv4si (rtx, rtx);
extern rtx gen_aarch64_uqmovnv4si (rtx, rtx);
extern rtx gen_aarch64_sqmovnv2di (rtx, rtx);
extern rtx gen_aarch64_uqmovnv2di (rtx, rtx);
extern rtx gen_aarch64_sqmovnhi (rtx, rtx);
extern rtx gen_aarch64_uqmovnhi (rtx, rtx);
extern rtx gen_aarch64_sqmovnsi (rtx, rtx);
extern rtx gen_aarch64_uqmovnsi (rtx, rtx);
extern rtx gen_aarch64_sqmovndi (rtx, rtx);
extern rtx gen_aarch64_uqmovndi (rtx, rtx);
extern rtx gen_aarch64_sqnegv8qi (rtx, rtx);
extern rtx gen_aarch64_sqabsv8qi (rtx, rtx);
extern rtx gen_aarch64_sqnegv16qi (rtx, rtx);
extern rtx gen_aarch64_sqabsv16qi (rtx, rtx);
extern rtx gen_aarch64_sqnegv4hi (rtx, rtx);
extern rtx gen_aarch64_sqabsv4hi (rtx, rtx);
extern rtx gen_aarch64_sqnegv8hi (rtx, rtx);
extern rtx gen_aarch64_sqabsv8hi (rtx, rtx);
extern rtx gen_aarch64_sqnegv2si (rtx, rtx);
extern rtx gen_aarch64_sqabsv2si (rtx, rtx);
extern rtx gen_aarch64_sqnegv4si (rtx, rtx);
extern rtx gen_aarch64_sqabsv4si (rtx, rtx);
extern rtx gen_aarch64_sqnegv2di (rtx, rtx);
extern rtx gen_aarch64_sqabsv2di (rtx, rtx);
extern rtx gen_aarch64_sqnegqi (rtx, rtx);
extern rtx gen_aarch64_sqabsqi (rtx, rtx);
extern rtx gen_aarch64_sqneghi (rtx, rtx);
extern rtx gen_aarch64_sqabshi (rtx, rtx);
extern rtx gen_aarch64_sqnegsi (rtx, rtx);
extern rtx gen_aarch64_sqabssi (rtx, rtx);
extern rtx gen_aarch64_sqnegdi (rtx, rtx);
extern rtx gen_aarch64_sqabsdi (rtx, rtx);
extern rtx gen_aarch64_sqdmulhv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulhv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulhv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulhv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulhv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulhv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulhv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulhv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulhhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulhhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulhsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulhsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_laneqv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_laneqv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_laneqv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_laneqv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_laneqv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_laneqv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_laneqv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_laneqv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_lanehi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_lanehi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_lanesi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_lanesi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_laneqhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_laneqhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmulh_laneqsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmulh_laneqsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlahv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlshv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlahv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlshv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlahv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlshv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlahv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlshv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlahhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlshhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlahsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlshsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_lanev4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_lanev4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_lanev8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_lanev8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_lanev2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_lanev2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_lanev4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_lanev4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_lanehi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_lanehi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_lanesi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_lanesi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_laneqv4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_laneqv4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_laneqv8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_laneqv8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_laneqv2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_laneqv2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_laneqv4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_laneqv4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_laneqhi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_laneqhi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlah_laneqsi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqrdmlsh_laneqsi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlalv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlslv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlalv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlslv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlalhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlslhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlalsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlslsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_lanev4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_lanev4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_lanev2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_lanev2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_laneqv4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_laneqv4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_laneqv2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_laneqv2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_lanehi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_lanehi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_lanesi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_lanesi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_laneqhi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_laneqhi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_laneqsi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_laneqsi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2v8hi_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2v8hi_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2v4si_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2v4si_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_lanev8hi_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_lanev8hi_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_lanev4si_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_lanev4si_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_laneqv8hi_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_laneqv8hi_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_laneqv4si_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_laneqv4si_internal (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_nv8hi_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_nv8hi_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_nv4si_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_nv4si_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmullv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmullv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmullhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmullsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_laneqv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_laneqv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_lanehi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_lanesi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_laneqhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_laneqsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2v8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2v4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_lanev8hi_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_lanev4si_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_laneqv8hi_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_laneqv4si_internal (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_nv8hi_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_nv4si_internal (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_ushlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_srshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_urshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_ushlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_srshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_urshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_ushlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_srshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_urshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sshldi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushldi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshldi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshldi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlqi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlqi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlqi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlqi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlhi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlhi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlsi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshlsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshlsi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshlsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshldi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshldi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshldi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshldi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshll_nv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushll_nv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshll_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushll_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshll_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_ushll_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sshll2_nv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushll2_nv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshll2_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ushll2_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sshll2_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_ushll2_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_nv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_nv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_nv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_nv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_srshr_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_urshr_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssra_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usra_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_srsra_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ursra_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_nv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_nv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_nv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_nv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_nv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssli_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usli_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ssri_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_usri_ndi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nqi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nqi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nqi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshlu_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshl_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshl_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrun_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrun_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrn_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshrn_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrn_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshrn_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrun_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrun_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrn_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshrn_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrn_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshrn_nv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrun_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrun_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrn_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshrn_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrn_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshrn_nv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrun_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrun_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrn_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshrn_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrn_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshrn_nhi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrun_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrun_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrn_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshrn_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrn_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshrn_nsi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrun_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrun_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqshrn_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqshrn_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqrshrn_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_uqrshrn_ndi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltdi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmledi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqdi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgedi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtdi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltuv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleuv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeuv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtuv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltuv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleuv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeuv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtuv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltuv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleuv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeuv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtuv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltuv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleuv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeuv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtuv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltuv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleuv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeuv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtuv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltuv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleuv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeuv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtuv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltuv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleuv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeuv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtuv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltudi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmleudi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgeudi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtudi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstv8qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstv16qi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstv4hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstv8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstv2si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstv4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstv2di (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_cmtstdi (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlthf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlehf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqhf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgehf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgthf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltsf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmlesf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqsf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgesf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtsf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmltdf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmledf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmeqdf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgedf (rtx, rtx, rtx);
extern rtx gen_aarch64_cmgtdf (rtx, rtx, rtx);
extern rtx gen_aarch64_facltv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_faclev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgtv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_facltv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_faclev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgtv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_facltv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_faclev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgtv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_facltv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_faclev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgtv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_facltv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_faclev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_facgev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_facgtv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_faclthf (rtx, rtx, rtx);
extern rtx gen_aarch64_faclehf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgehf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgthf (rtx, rtx, rtx);
extern rtx gen_aarch64_facltsf (rtx, rtx, rtx);
extern rtx gen_aarch64_faclesf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgesf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgtsf (rtx, rtx, rtx);
extern rtx gen_aarch64_facltdf (rtx, rtx, rtx);
extern rtx gen_aarch64_facledf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgedf (rtx, rtx, rtx);
extern rtx gen_aarch64_facgtdf (rtx, rtx, rtx);
extern rtx gen_aarch64_addpv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_addpv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_addpv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_addpdi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2v16qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2v8hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2v4si (rtx, rtx);
extern rtx gen_aarch64_simd_ld2v2di (rtx, rtx);
extern rtx gen_aarch64_simd_ld2v8hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld2v4sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld2v2df (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv8qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv16qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv4hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv8hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv2si (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv4si (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv2di (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv4hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv8hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv2sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv4sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rv2df (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rdi (rtx, rtx);
extern rtx gen_aarch64_simd_ld2rdf (rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanev2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesoi_lanedf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_st2v16qi (rtx, rtx);
extern rtx gen_aarch64_simd_st2v8hi (rtx, rtx);
extern rtx gen_aarch64_simd_st2v4si (rtx, rtx);
extern rtx gen_aarch64_simd_st2v2di (rtx, rtx);
extern rtx gen_aarch64_simd_st2v8hf (rtx, rtx);
extern rtx gen_aarch64_simd_st2v4sf (rtx, rtx);
extern rtx gen_aarch64_simd_st2v2df (rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanedi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesoi_lanedf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ld3v16qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld3v8hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld3v4si (rtx, rtx);
extern rtx gen_aarch64_simd_ld3v2di (rtx, rtx);
extern rtx gen_aarch64_simd_ld3v8hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld3v4sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld3v2df (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv8qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv16qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv4hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv8hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv2si (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv4si (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv2di (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv4hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv8hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv2sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv4sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rv2df (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rdi (rtx, rtx);
extern rtx gen_aarch64_simd_ld3rdf (rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanev2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesci_lanedf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_st3v16qi (rtx, rtx);
extern rtx gen_aarch64_simd_st3v8hi (rtx, rtx);
extern rtx gen_aarch64_simd_st3v4si (rtx, rtx);
extern rtx gen_aarch64_simd_st3v2di (rtx, rtx);
extern rtx gen_aarch64_simd_st3v8hf (rtx, rtx);
extern rtx gen_aarch64_simd_st3v4sf (rtx, rtx);
extern rtx gen_aarch64_simd_st3v2df (rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanedi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesci_lanedf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_ld4v16qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld4v8hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld4v4si (rtx, rtx);
extern rtx gen_aarch64_simd_ld4v2di (rtx, rtx);
extern rtx gen_aarch64_simd_ld4v8hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld4v4sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld4v2df (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv8qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv16qi (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv4hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv8hi (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv2si (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv4si (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv2di (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv4hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv8hf (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv2sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv4sf (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rv2df (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rdi (rtx, rtx);
extern rtx gen_aarch64_simd_ld4rdf (rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanev2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_vec_load_lanesxi_lanedf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_st4v16qi (rtx, rtx);
extern rtx gen_aarch64_simd_st4v8hi (rtx, rtx);
extern rtx gen_aarch64_simd_st4v4si (rtx, rtx);
extern rtx gen_aarch64_simd_st4v2di (rtx, rtx);
extern rtx gen_aarch64_simd_st4v8hf (rtx, rtx);
extern rtx gen_aarch64_simd_st4v4sf (rtx, rtx);
extern rtx gen_aarch64_simd_st4v2df (rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanedi (rtx, rtx, rtx);
extern rtx gen_aarch64_vec_store_lanesxi_lanedf (rtx, rtx, rtx);
extern rtx gen_aarch64_rev_reglistoi (rtx, rtx, rtx);
extern rtx gen_aarch64_rev_reglistci (rtx, rtx, rtx);
extern rtx gen_aarch64_rev_reglistxi (rtx, rtx, rtx);
extern rtx gen_aarch64_be_ld1v8qi (rtx, rtx);
extern rtx gen_aarch64_be_ld1v16qi (rtx, rtx);
extern rtx gen_aarch64_be_ld1v4hi (rtx, rtx);
extern rtx gen_aarch64_be_ld1v8hi (rtx, rtx);
extern rtx gen_aarch64_be_ld1v2si (rtx, rtx);
extern rtx gen_aarch64_be_ld1v4si (rtx, rtx);
extern rtx gen_aarch64_be_ld1v2di (rtx, rtx);
extern rtx gen_aarch64_be_ld1v4hf (rtx, rtx);
extern rtx gen_aarch64_be_ld1v8hf (rtx, rtx);
extern rtx gen_aarch64_be_ld1v2sf (rtx, rtx);
extern rtx gen_aarch64_be_ld1v4sf (rtx, rtx);
extern rtx gen_aarch64_be_ld1v2df (rtx, rtx);
extern rtx gen_aarch64_be_ld1di (rtx, rtx);
extern rtx gen_aarch64_be_st1v8qi (rtx, rtx);
extern rtx gen_aarch64_be_st1v16qi (rtx, rtx);
extern rtx gen_aarch64_be_st1v4hi (rtx, rtx);
extern rtx gen_aarch64_be_st1v8hi (rtx, rtx);
extern rtx gen_aarch64_be_st1v2si (rtx, rtx);
extern rtx gen_aarch64_be_st1v4si (rtx, rtx);
extern rtx gen_aarch64_be_st1v2di (rtx, rtx);
extern rtx gen_aarch64_be_st1v4hf (rtx, rtx);
extern rtx gen_aarch64_be_st1v8hf (rtx, rtx);
extern rtx gen_aarch64_be_st1v2sf (rtx, rtx);
extern rtx gen_aarch64_be_st1v4sf (rtx, rtx);
extern rtx gen_aarch64_be_st1v2df (rtx, rtx);
extern rtx gen_aarch64_be_st1di (rtx, rtx);
extern rtx gen_aarch64_ld2v8qi_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld2v4hi_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld2v4hf_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld2v2si_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld2v2sf_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld2v8qi_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld2v4hi_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld2v4hf_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld2v2si_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld2v2sf_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld2di_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld2df_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld2di_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld2df_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld3v8qi_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld3v4hi_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld3v4hf_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld3v2si_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld3v2sf_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld3v8qi_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld3v4hi_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld3v4hf_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld3v2si_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld3v2sf_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld3di_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld3df_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld3di_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld3df_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld4v8qi_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld4v4hi_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld4v4hf_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld4v2si_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld4v2sf_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld4v8qi_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld4v4hi_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld4v4hf_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld4v2si_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld4v2sf_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld4di_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld4df_dreg_le (rtx, rtx);
extern rtx gen_aarch64_ld4di_dreg_be (rtx, rtx);
extern rtx gen_aarch64_ld4df_dreg_be (rtx, rtx);
extern rtx gen_aarch64_tbl1v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_tbl1v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_tbl2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_tbl3v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_tbl3v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_tbx4v8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_tbx4v16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_qtbl3v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_qtbl3v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_qtbx3v8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_qtbx3v16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_qtbl4v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_qtbl4v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_qtbx4v8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_qtbx4v16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_combinev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v2si (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v2di (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_zip1v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_zip2v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_trn1v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_trn2v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp1v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_uzp2v2df (rtx, rtx, rtx);
extern rtx gen_aarch64_extv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_extv2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_rev64v8qi (rtx, rtx);
extern rtx gen_aarch64_rev32v8qi (rtx, rtx);
extern rtx gen_aarch64_rev16v8qi (rtx, rtx);
extern rtx gen_aarch64_rev64v16qi (rtx, rtx);
extern rtx gen_aarch64_rev32v16qi (rtx, rtx);
extern rtx gen_aarch64_rev16v16qi (rtx, rtx);
extern rtx gen_aarch64_rev64v4hi (rtx, rtx);
extern rtx gen_aarch64_rev32v4hi (rtx, rtx);
extern rtx gen_aarch64_rev16v4hi (rtx, rtx);
extern rtx gen_aarch64_rev64v8hi (rtx, rtx);
extern rtx gen_aarch64_rev32v8hi (rtx, rtx);
extern rtx gen_aarch64_rev16v8hi (rtx, rtx);
extern rtx gen_aarch64_rev64v2si (rtx, rtx);
extern rtx gen_aarch64_rev32v2si (rtx, rtx);
extern rtx gen_aarch64_rev16v2si (rtx, rtx);
extern rtx gen_aarch64_rev64v4si (rtx, rtx);
extern rtx gen_aarch64_rev32v4si (rtx, rtx);
extern rtx gen_aarch64_rev16v4si (rtx, rtx);
extern rtx gen_aarch64_rev64v2di (rtx, rtx);
extern rtx gen_aarch64_rev32v2di (rtx, rtx);
extern rtx gen_aarch64_rev16v2di (rtx, rtx);
extern rtx gen_aarch64_rev64v4hf (rtx, rtx);
extern rtx gen_aarch64_rev32v4hf (rtx, rtx);
extern rtx gen_aarch64_rev16v4hf (rtx, rtx);
extern rtx gen_aarch64_rev64v8hf (rtx, rtx);
extern rtx gen_aarch64_rev32v8hf (rtx, rtx);
extern rtx gen_aarch64_rev16v8hf (rtx, rtx);
extern rtx gen_aarch64_rev64v2sf (rtx, rtx);
extern rtx gen_aarch64_rev32v2sf (rtx, rtx);
extern rtx gen_aarch64_rev16v2sf (rtx, rtx);
extern rtx gen_aarch64_rev64v4sf (rtx, rtx);
extern rtx gen_aarch64_rev32v4sf (rtx, rtx);
extern rtx gen_aarch64_rev16v4sf (rtx, rtx);
extern rtx gen_aarch64_rev64v2df (rtx, rtx);
extern rtx gen_aarch64_rev32v2df (rtx, rtx);
extern rtx gen_aarch64_rev16v2df (rtx, rtx);
extern rtx gen_aarch64_st2v8qi_dreg (rtx, rtx);
extern rtx gen_aarch64_st2v4hi_dreg (rtx, rtx);
extern rtx gen_aarch64_st2v4hf_dreg (rtx, rtx);
extern rtx gen_aarch64_st2v2si_dreg (rtx, rtx);
extern rtx gen_aarch64_st2v2sf_dreg (rtx, rtx);
extern rtx gen_aarch64_st2di_dreg (rtx, rtx);
extern rtx gen_aarch64_st2df_dreg (rtx, rtx);
extern rtx gen_aarch64_st3v8qi_dreg (rtx, rtx);
extern rtx gen_aarch64_st3v4hi_dreg (rtx, rtx);
extern rtx gen_aarch64_st3v4hf_dreg (rtx, rtx);
extern rtx gen_aarch64_st3v2si_dreg (rtx, rtx);
extern rtx gen_aarch64_st3v2sf_dreg (rtx, rtx);
extern rtx gen_aarch64_st3di_dreg (rtx, rtx);
extern rtx gen_aarch64_st3df_dreg (rtx, rtx);
extern rtx gen_aarch64_st4v8qi_dreg (rtx, rtx);
extern rtx gen_aarch64_st4v4hi_dreg (rtx, rtx);
extern rtx gen_aarch64_st4v4hf_dreg (rtx, rtx);
extern rtx gen_aarch64_st4v2si_dreg (rtx, rtx);
extern rtx gen_aarch64_st4v2sf_dreg (rtx, rtx);
extern rtx gen_aarch64_st4di_dreg (rtx, rtx);
extern rtx gen_aarch64_st4df_dreg (rtx, rtx);
extern rtx gen_aarch64_frecpev4hf (rtx, rtx);
extern rtx gen_aarch64_frecpev8hf (rtx, rtx);
extern rtx gen_aarch64_frecpev2sf (rtx, rtx);
extern rtx gen_aarch64_frecpev4sf (rtx, rtx);
extern rtx gen_aarch64_frecpev2df (rtx, rtx);
extern rtx gen_aarch64_frecpehf (rtx, rtx);
extern rtx gen_aarch64_frecpxhf (rtx, rtx);
extern rtx gen_aarch64_frecpesf (rtx, rtx);
extern rtx gen_aarch64_frecpxsf (rtx, rtx);
extern rtx gen_aarch64_frecpedf (rtx, rtx);
extern rtx gen_aarch64_frecpxdf (rtx, rtx);
extern rtx gen_aarch64_frecpsv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_frecpsv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_frecpsv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_frecpsv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_frecpsv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_frecpshf (rtx, rtx, rtx);
extern rtx gen_aarch64_frecpssf (rtx, rtx, rtx);
extern rtx gen_aarch64_frecpsdf (rtx, rtx, rtx);
extern rtx gen_aarch64_urecpev2si (rtx, rtx);
extern rtx gen_aarch64_urecpev4si (rtx, rtx);
extern rtx gen_aarch64_crypto_aesev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_aesdv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_aesmcv16qi (rtx, rtx);
extern rtx gen_aarch64_crypto_aesimcv16qi (rtx, rtx);
extern rtx gen_aarch64_crypto_sha1hsi (rtx, rtx);
extern rtx gen_aarch64_crypto_sha1hv4si (rtx, rtx);
extern rtx gen_aarch64_be_crypto_sha1hv4si (rtx, rtx);
extern rtx gen_aarch64_crypto_sha1su1v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha1cv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha1mv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha1pv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha1su0v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha256hv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha256h2v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha256su0v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_sha256su1v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_pmulldi (rtx, rtx, rtx);
extern rtx gen_aarch64_crypto_pmullv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swapqi (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swaphi (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swapsi (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swapdi (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swapqi_lse (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swaphi_lse (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swapsi_lse (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_compare_and_swapdi_lse (rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangeqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangehi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangesi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangeqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangehi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangesi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_exchangedi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_addqi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subqi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_orqi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xorqi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_andqi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_addhi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subhi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_orhi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xorhi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_andhi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_addsi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subsi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_orsi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xorsi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_andsi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_adddi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subdi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_ordi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xordi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_anddi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_addqi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subqi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_orqi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xorqi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_andqi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_addhi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subhi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_orhi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xorhi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_andhi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_addsi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subsi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_orsi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xorsi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_andsi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_adddi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_subdi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_ordi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xordi_lse (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_anddi_lse (rtx, rtx, rtx);
extern rtx gen_atomic_nandqi (rtx, rtx, rtx);
extern rtx gen_atomic_nandhi (rtx, rtx, rtx);
extern rtx gen_atomic_nandsi (rtx, rtx, rtx);
extern rtx gen_atomic_nanddi (rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_addqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_orqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xorqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_andqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_addhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_orhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xorhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_andhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_addsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_orsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xorsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_andsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_adddi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_ordi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xordi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_anddi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_addqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_orqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xorqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_andqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_addhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_orhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xorhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_andhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_addsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_orsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xorsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_andsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_adddi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_subdi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_ordi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_xordi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_fetch_anddi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_nandqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_nandhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_nandsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_nanddi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchqi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchhi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchsi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_add_fetchdi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_sub_fetchdi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_or_fetchdi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_xor_fetchdi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_and_fetchdi_lse (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_nand_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_nand_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_nand_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_nand_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_loadqi (rtx, rtx, rtx);
extern rtx gen_atomic_loadhi (rtx, rtx, rtx);
extern rtx gen_atomic_loadsi (rtx, rtx, rtx);
extern rtx gen_atomic_loaddi (rtx, rtx, rtx);
extern rtx gen_atomic_storeqi (rtx, rtx, rtx);
extern rtx gen_atomic_storehi (rtx, rtx, rtx);
extern rtx gen_atomic_storesi (rtx, rtx, rtx);
extern rtx gen_atomic_storedi (rtx, rtx, rtx);
extern rtx gen_aarch64_load_exclusiveqi (rtx, rtx, rtx);
extern rtx gen_aarch64_load_exclusivehi (rtx, rtx, rtx);
extern rtx gen_aarch64_load_exclusivesi (rtx, rtx, rtx);
extern rtx gen_aarch64_load_exclusivedi (rtx, rtx, rtx);
extern rtx gen_aarch64_store_exclusiveqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_store_exclusivehi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_store_exclusivesi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_store_exclusivedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_swpqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_swphi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_swpsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_swpdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_casqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_cashi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_cassi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_casdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadsetqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadclrqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadeorqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadaddqi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadsethi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadclrhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadeorhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadaddhi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadsetsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadclrsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadeorsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadaddsi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadsetdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadclrdi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadeordi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_atomic_loadadddi (rtx, rtx, rtx, rtx);
extern rtx gen_cbranchsi4 (rtx, rtx, rtx, rtx);
extern rtx gen_cbranchdi4 (rtx, rtx, rtx, rtx);
extern rtx gen_cbranchsf4 (rtx, rtx, rtx, rtx);
extern rtx gen_cbranchdf4 (rtx, rtx, rtx, rtx);
extern rtx gen_cbranchcc4 (rtx, rtx, rtx, rtx);
extern rtx gen_modsi3 (rtx, rtx, rtx);
extern rtx gen_moddi3 (rtx, rtx, rtx);
extern rtx gen_casesi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_prologue (void);
extern rtx gen_epilogue (void);
extern rtx gen_sibcall_epilogue (void);
extern rtx gen_return (void);
extern rtx gen_call (rtx, rtx, rtx);
extern rtx gen_call_value (rtx, rtx, rtx, rtx);
extern rtx gen_sibcall (rtx, rtx, rtx);
extern rtx gen_sibcall_value (rtx, rtx, rtx, rtx);
extern rtx gen_untyped_call (rtx, rtx, rtx);
extern rtx gen_movqi (rtx, rtx);
extern rtx gen_movhi (rtx, rtx);
extern rtx gen_movsi (rtx, rtx);
extern rtx gen_movdi (rtx, rtx);
extern rtx gen_movti (rtx, rtx);
extern rtx gen_movhf (rtx, rtx);
extern rtx gen_movsf (rtx, rtx);
extern rtx gen_movdf (rtx, rtx);
extern rtx gen_movtf (rtx, rtx);
extern rtx gen_movmemdi (rtx, rtx, rtx, rtx);
extern rtx gen_extendsidi2 (rtx, rtx);
extern rtx gen_zero_extendsidi2 (rtx, rtx);
extern rtx gen_extendqisi2 (rtx, rtx);
extern rtx gen_zero_extendqisi2 (rtx, rtx);
extern rtx gen_extendqidi2 (rtx, rtx);
extern rtx gen_zero_extendqidi2 (rtx, rtx);
extern rtx gen_extendhisi2 (rtx, rtx);
extern rtx gen_zero_extendhisi2 (rtx, rtx);
extern rtx gen_extendhidi2 (rtx, rtx);
extern rtx gen_zero_extendhidi2 (rtx, rtx);
extern rtx gen_extendqihi2 (rtx, rtx);
extern rtx gen_zero_extendqihi2 (rtx, rtx);
extern rtx gen_addsi3 (rtx, rtx, rtx);
extern rtx gen_adddi3 (rtx, rtx, rtx);
extern rtx gen_addti3 (rtx, rtx, rtx);
extern rtx gen_addsi3_carryin (rtx, rtx, rtx);
extern rtx gen_adddi3_carryin (rtx, rtx, rtx);
extern rtx gen_subti3 (rtx, rtx, rtx);
extern rtx gen_subsi3_carryin (rtx, rtx, rtx);
extern rtx gen_subdi3_carryin (rtx, rtx, rtx);
extern rtx gen_abssi2 (rtx, rtx);
extern rtx gen_absdi2 (rtx, rtx);
extern rtx gen_mulditi3 (rtx, rtx, rtx);
extern rtx gen_umulditi3 (rtx, rtx, rtx);
extern rtx gen_multi3 (rtx, rtx, rtx);
extern rtx gen_cstoresi4 (rtx, rtx, rtx, rtx);
extern rtx gen_cstoredi4 (rtx, rtx, rtx, rtx);
extern rtx gen_cstorecc4 (rtx, rtx, rtx, rtx);
extern rtx gen_cstoresf4 (rtx, rtx, rtx, rtx);
extern rtx gen_cstoredf4 (rtx, rtx, rtx, rtx);
extern rtx gen_cmovsi6 (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_cmovdi6 (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_cmovsf6 (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_cmovdf6 (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_movqicc (rtx, rtx, rtx, rtx);
extern rtx gen_movhicc (rtx, rtx, rtx, rtx);
extern rtx gen_movsicc (rtx, rtx, rtx, rtx);
extern rtx gen_movdicc (rtx, rtx, rtx, rtx);
extern rtx gen_movsfsicc (rtx, rtx, rtx, rtx);
extern rtx gen_movsfdicc (rtx, rtx, rtx, rtx);
extern rtx gen_movdfsicc (rtx, rtx, rtx, rtx);
extern rtx gen_movdfdicc (rtx, rtx, rtx, rtx);
extern rtx gen_movsfcc (rtx, rtx, rtx, rtx);
extern rtx gen_movdfcc (rtx, rtx, rtx, rtx);
extern rtx gen_negsicc (rtx, rtx, rtx, rtx);
extern rtx gen_notsicc (rtx, rtx, rtx, rtx);
extern rtx gen_negdicc (rtx, rtx, rtx, rtx);
extern rtx gen_notdicc (rtx, rtx, rtx, rtx);
extern rtx gen_ffssi2 (rtx, rtx);
extern rtx gen_ffsdi2 (rtx, rtx);
extern rtx gen_popcountsi2 (rtx, rtx);
extern rtx gen_popcountdi2 (rtx, rtx);
extern rtx gen_ashlsi3 (rtx, rtx, rtx);
extern rtx gen_ashrsi3 (rtx, rtx, rtx);
extern rtx gen_lshrsi3 (rtx, rtx, rtx);
extern rtx gen_ashldi3 (rtx, rtx, rtx);
extern rtx gen_ashrdi3 (rtx, rtx, rtx);
extern rtx gen_lshrdi3 (rtx, rtx, rtx);
extern rtx gen_ashlqi3 (rtx, rtx, rtx);
extern rtx gen_ashlhi3 (rtx, rtx, rtx);
extern rtx gen_rotrsi3 (rtx, rtx, rtx);
extern rtx gen_rotrdi3 (rtx, rtx, rtx);
extern rtx gen_rotlsi3 (rtx, rtx, rtx);
extern rtx gen_rotldi3 (rtx, rtx, rtx);
extern rtx gen_extv (rtx, rtx, rtx, rtx);
extern rtx gen_extzv (rtx, rtx, rtx, rtx);
extern rtx gen_insvsi (rtx, rtx, rtx, rtx);
extern rtx gen_insvdi (rtx, rtx, rtx, rtx);
extern rtx gen_floatsihf2 (rtx, rtx);
extern rtx gen_floatunssihf2 (rtx, rtx);
extern rtx gen_floatdihf2 (rtx, rtx);
extern rtx gen_floatunsdihf2 (rtx, rtx);
extern rtx gen_divhf3 (rtx, rtx, rtx);
extern rtx gen_divsf3 (rtx, rtx, rtx);
extern rtx gen_divdf3 (rtx, rtx, rtx);
extern rtx gen_sqrthf2 (rtx, rtx);
extern rtx gen_sqrtsf2 (rtx, rtx);
extern rtx gen_sqrtdf2 (rtx, rtx);
extern rtx gen_lrintsfsi2 (rtx, rtx);
extern rtx gen_lrintsfdi2 (rtx, rtx);
extern rtx gen_lrintdfsi2 (rtx, rtx);
extern rtx gen_lrintdfdi2 (rtx, rtx);
extern rtx gen_copysigndf3 (rtx, rtx, rtx);
extern rtx gen_copysignsf3 (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpsfsi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpsfdi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpdfsi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpdfdi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcptfsi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcptfdi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv8qisi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv16qisi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv4hisi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv8hisi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2sisi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv4sisi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2disi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2sfsi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv4sfsi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2dfsi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv8qidi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv16qidi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv4hidi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv8hidi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2sidi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv4sidi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2didi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2sfdi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv4sfdi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movcpv2dfdi (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movti (rtx, rtx, rtx);
extern rtx gen_aarch64_reload_movtf (rtx, rtx, rtx);
extern rtx gen_add_losym (rtx, rtx, rtx);
extern rtx gen_tlsgd_small_si (rtx, rtx);
extern rtx gen_tlsgd_small_di (rtx, rtx);
extern rtx gen_get_thread_pointerdi (rtx);
extern rtx gen_stack_protect_set (rtx, rtx);
extern rtx gen_stack_protect_test (rtx, rtx, rtx);
extern rtx gen_doloop_end (rtx, rtx);
extern rtx gen_movv8qi (rtx, rtx);
extern rtx gen_movv16qi (rtx, rtx);
extern rtx gen_movv4hi (rtx, rtx);
extern rtx gen_movv8hi (rtx, rtx);
extern rtx gen_movv2si (rtx, rtx);
extern rtx gen_movv4si (rtx, rtx);
extern rtx gen_movv2di (rtx, rtx);
extern rtx gen_movv4hf (rtx, rtx);
extern rtx gen_movv8hf (rtx, rtx);
extern rtx gen_movv2sf (rtx, rtx);
extern rtx gen_movv4sf (rtx, rtx);
extern rtx gen_movv2df (rtx, rtx);
extern rtx gen_movmisalignv8qi (rtx, rtx);
extern rtx gen_movmisalignv16qi (rtx, rtx);
extern rtx gen_movmisalignv4hi (rtx, rtx);
extern rtx gen_movmisalignv8hi (rtx, rtx);
extern rtx gen_movmisalignv2si (rtx, rtx);
extern rtx gen_movmisalignv4si (rtx, rtx);
extern rtx gen_movmisalignv2di (rtx, rtx);
extern rtx gen_movmisalignv2sf (rtx, rtx);
extern rtx gen_movmisalignv4sf (rtx, rtx);
extern rtx gen_movmisalignv2df (rtx, rtx);
extern rtx gen_aarch64_split_simd_movv16qi (rtx, rtx);
extern rtx gen_aarch64_split_simd_movv8hi (rtx, rtx);
extern rtx gen_aarch64_split_simd_movv4si (rtx, rtx);
extern rtx gen_aarch64_split_simd_movv2di (rtx, rtx);
extern rtx gen_aarch64_split_simd_movv8hf (rtx, rtx);
extern rtx gen_aarch64_split_simd_movv4sf (rtx, rtx);
extern rtx gen_aarch64_split_simd_movv2df (rtx, rtx);
extern rtx gen_ctzv2si2 (rtx, rtx);
extern rtx gen_ctzv4si2 (rtx, rtx);
extern rtx gen_sdot_prodv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_udot_prodv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_sdot_prodv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_udot_prodv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_copysignv4hf3 (rtx, rtx, rtx);
extern rtx gen_copysignv8hf3 (rtx, rtx, rtx);
extern rtx gen_copysignv2sf3 (rtx, rtx, rtx);
extern rtx gen_copysignv4sf3 (rtx, rtx, rtx);
extern rtx gen_copysignv2df3 (rtx, rtx, rtx);
extern rtx gen_rsqrtv2sf2 (rtx, rtx);
extern rtx gen_rsqrtv4sf2 (rtx, rtx);
extern rtx gen_rsqrtv2df2 (rtx, rtx);
extern rtx gen_rsqrtsf2 (rtx, rtx);
extern rtx gen_rsqrtdf2 (rtx, rtx);
extern rtx gen_ashlv8qi3 (rtx, rtx, rtx);
extern rtx gen_ashlv16qi3 (rtx, rtx, rtx);
extern rtx gen_ashlv4hi3 (rtx, rtx, rtx);
extern rtx gen_ashlv8hi3 (rtx, rtx, rtx);
extern rtx gen_ashlv2si3 (rtx, rtx, rtx);
extern rtx gen_ashlv4si3 (rtx, rtx, rtx);
extern rtx gen_ashlv2di3 (rtx, rtx, rtx);
extern rtx gen_lshrv8qi3 (rtx, rtx, rtx);
extern rtx gen_lshrv16qi3 (rtx, rtx, rtx);
extern rtx gen_lshrv4hi3 (rtx, rtx, rtx);
extern rtx gen_lshrv8hi3 (rtx, rtx, rtx);
extern rtx gen_lshrv2si3 (rtx, rtx, rtx);
extern rtx gen_lshrv4si3 (rtx, rtx, rtx);
extern rtx gen_lshrv2di3 (rtx, rtx, rtx);
extern rtx gen_ashrv8qi3 (rtx, rtx, rtx);
extern rtx gen_ashrv16qi3 (rtx, rtx, rtx);
extern rtx gen_ashrv4hi3 (rtx, rtx, rtx);
extern rtx gen_ashrv8hi3 (rtx, rtx, rtx);
extern rtx gen_ashrv2si3 (rtx, rtx, rtx);
extern rtx gen_ashrv4si3 (rtx, rtx, rtx);
extern rtx gen_ashrv2di3 (rtx, rtx, rtx);
extern rtx gen_vashlv8qi3 (rtx, rtx, rtx);
extern rtx gen_vashlv16qi3 (rtx, rtx, rtx);
extern rtx gen_vashlv4hi3 (rtx, rtx, rtx);
extern rtx gen_vashlv8hi3 (rtx, rtx, rtx);
extern rtx gen_vashlv2si3 (rtx, rtx, rtx);
extern rtx gen_vashlv4si3 (rtx, rtx, rtx);
extern rtx gen_vashlv2di3 (rtx, rtx, rtx);
extern rtx gen_vashrv8qi3 (rtx, rtx, rtx);
extern rtx gen_vashrv16qi3 (rtx, rtx, rtx);
extern rtx gen_vashrv4hi3 (rtx, rtx, rtx);
extern rtx gen_vashrv8hi3 (rtx, rtx, rtx);
extern rtx gen_vashrv2si3 (rtx, rtx, rtx);
extern rtx gen_vashrv4si3 (rtx, rtx, rtx);
extern rtx gen_aarch64_ashr_simddi (rtx, rtx, rtx);
extern rtx gen_vlshrv8qi3 (rtx, rtx, rtx);
extern rtx gen_vlshrv16qi3 (rtx, rtx, rtx);
extern rtx gen_vlshrv4hi3 (rtx, rtx, rtx);
extern rtx gen_vlshrv8hi3 (rtx, rtx, rtx);
extern rtx gen_vlshrv2si3 (rtx, rtx, rtx);
extern rtx gen_vlshrv4si3 (rtx, rtx, rtx);
extern rtx gen_aarch64_lshr_simddi (rtx, rtx, rtx);
extern rtx gen_vec_setv8qi (rtx, rtx, rtx);
extern rtx gen_vec_setv16qi (rtx, rtx, rtx);
extern rtx gen_vec_setv4hi (rtx, rtx, rtx);
extern rtx gen_vec_setv8hi (rtx, rtx, rtx);
extern rtx gen_vec_setv2si (rtx, rtx, rtx);
extern rtx gen_vec_setv4si (rtx, rtx, rtx);
extern rtx gen_vec_setv2di (rtx, rtx, rtx);
extern rtx gen_vec_setv4hf (rtx, rtx, rtx);
extern rtx gen_vec_setv8hf (rtx, rtx, rtx);
extern rtx gen_vec_setv2sf (rtx, rtx, rtx);
extern rtx gen_vec_setv4sf (rtx, rtx, rtx);
extern rtx gen_vec_setv2df (rtx, rtx, rtx);
extern rtx gen_smaxv2di3 (rtx, rtx, rtx);
extern rtx gen_sminv2di3 (rtx, rtx, rtx);
extern rtx gen_umaxv2di3 (rtx, rtx, rtx);
extern rtx gen_uminv2di3 (rtx, rtx, rtx);
extern rtx gen_move_lo_quad_v16qi (rtx, rtx);
extern rtx gen_move_lo_quad_v8hi (rtx, rtx);
extern rtx gen_move_lo_quad_v4si (rtx, rtx);
extern rtx gen_move_lo_quad_v2di (rtx, rtx);
extern rtx gen_move_lo_quad_v8hf (rtx, rtx);
extern rtx gen_move_lo_quad_v4sf (rtx, rtx);
extern rtx gen_move_lo_quad_v2df (rtx, rtx);
extern rtx gen_move_hi_quad_v16qi (rtx, rtx);
extern rtx gen_move_hi_quad_v8hi (rtx, rtx);
extern rtx gen_move_hi_quad_v4si (rtx, rtx);
extern rtx gen_move_hi_quad_v2di (rtx, rtx);
extern rtx gen_move_hi_quad_v8hf (rtx, rtx);
extern rtx gen_move_hi_quad_v4sf (rtx, rtx);
extern rtx gen_move_hi_quad_v2df (rtx, rtx);
extern rtx gen_vec_pack_trunc_v4hi (rtx, rtx, rtx);
extern rtx gen_vec_pack_trunc_v2si (rtx, rtx, rtx);
extern rtx gen_vec_pack_trunc_di (rtx, rtx, rtx);
extern rtx gen_vec_unpacks_hi_v16qi (rtx, rtx);
extern rtx gen_vec_unpacku_hi_v16qi (rtx, rtx);
extern rtx gen_vec_unpacks_hi_v8hi (rtx, rtx);
extern rtx gen_vec_unpacku_hi_v8hi (rtx, rtx);
extern rtx gen_vec_unpacks_hi_v4si (rtx, rtx);
extern rtx gen_vec_unpacku_hi_v4si (rtx, rtx);
extern rtx gen_vec_unpacks_lo_v16qi (rtx, rtx);
extern rtx gen_vec_unpacku_lo_v16qi (rtx, rtx);
extern rtx gen_vec_unpacks_lo_v8hi (rtx, rtx);
extern rtx gen_vec_unpacku_lo_v8hi (rtx, rtx);
extern rtx gen_vec_unpacks_lo_v4si (rtx, rtx);
extern rtx gen_vec_unpacku_lo_v4si (rtx, rtx);
extern rtx gen_vec_widen_smult_lo_v16qi (rtx, rtx, rtx);
extern rtx gen_vec_widen_umult_lo_v16qi (rtx, rtx, rtx);
extern rtx gen_vec_widen_smult_lo_v8hi (rtx, rtx, rtx);
extern rtx gen_vec_widen_umult_lo_v8hi (rtx, rtx, rtx);
extern rtx gen_vec_widen_smult_lo_v4si (rtx, rtx, rtx);
extern rtx gen_vec_widen_umult_lo_v4si (rtx, rtx, rtx);
extern rtx gen_vec_widen_smult_hi_v16qi (rtx, rtx, rtx);
extern rtx gen_vec_widen_umult_hi_v16qi (rtx, rtx, rtx);
extern rtx gen_vec_widen_smult_hi_v8hi (rtx, rtx, rtx);
extern rtx gen_vec_widen_umult_hi_v8hi (rtx, rtx, rtx);
extern rtx gen_vec_widen_smult_hi_v4si (rtx, rtx, rtx);
extern rtx gen_vec_widen_umult_hi_v4si (rtx, rtx, rtx);
extern rtx gen_divv4hf3 (rtx, rtx, rtx);
extern rtx gen_divv8hf3 (rtx, rtx, rtx);
extern rtx gen_divv2sf3 (rtx, rtx, rtx);
extern rtx gen_divv4sf3 (rtx, rtx, rtx);
extern rtx gen_divv2df3 (rtx, rtx, rtx);
extern rtx gen_fixv4hfv4hi2 (rtx, rtx);
extern rtx gen_fixunsv4hfv4hi2 (rtx, rtx);
extern rtx gen_fixv8hfv8hi2 (rtx, rtx);
extern rtx gen_fixunsv8hfv8hi2 (rtx, rtx);
extern rtx gen_fixv2sfv2si2 (rtx, rtx);
extern rtx gen_fixunsv2sfv2si2 (rtx, rtx);
extern rtx gen_fixv4sfv4si2 (rtx, rtx);
extern rtx gen_fixunsv4sfv4si2 (rtx, rtx);
extern rtx gen_fixv2dfv2di2 (rtx, rtx);
extern rtx gen_fixunsv2dfv2di2 (rtx, rtx);
extern rtx gen_fix_truncv4hfv4hi2 (rtx, rtx);
extern rtx gen_fixuns_truncv4hfv4hi2 (rtx, rtx);
extern rtx gen_fix_truncv8hfv8hi2 (rtx, rtx);
extern rtx gen_fixuns_truncv8hfv8hi2 (rtx, rtx);
extern rtx gen_fix_truncv2sfv2si2 (rtx, rtx);
extern rtx gen_fixuns_truncv2sfv2si2 (rtx, rtx);
extern rtx gen_fix_truncv4sfv4si2 (rtx, rtx);
extern rtx gen_fixuns_truncv4sfv4si2 (rtx, rtx);
extern rtx gen_fix_truncv2dfv2di2 (rtx, rtx);
extern rtx gen_fixuns_truncv2dfv2di2 (rtx, rtx);
extern rtx gen_ftruncv4hf2 (rtx, rtx);
extern rtx gen_ftruncv8hf2 (rtx, rtx);
extern rtx gen_ftruncv2sf2 (rtx, rtx);
extern rtx gen_ftruncv4sf2 (rtx, rtx);
extern rtx gen_ftruncv2df2 (rtx, rtx);
extern rtx gen_vec_unpacks_lo_v8hf (rtx, rtx);
extern rtx gen_vec_unpacks_lo_v4sf (rtx, rtx);
extern rtx gen_vec_unpacks_hi_v8hf (rtx, rtx);
extern rtx gen_vec_unpacks_hi_v4sf (rtx, rtx);
extern rtx gen_aarch64_float_truncate_hi_v4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_float_truncate_hi_v8hf (rtx, rtx, rtx);
extern rtx gen_vec_pack_trunc_v2df (rtx, rtx, rtx);
extern rtx gen_vec_pack_trunc_df (rtx, rtx, rtx);
extern rtx gen_reduc_plus_scal_v8qi (rtx, rtx);
extern rtx gen_reduc_plus_scal_v16qi (rtx, rtx);
extern rtx gen_reduc_plus_scal_v4hi (rtx, rtx);
extern rtx gen_reduc_plus_scal_v8hi (rtx, rtx);
extern rtx gen_reduc_plus_scal_v2si (rtx, rtx);
extern rtx gen_reduc_plus_scal_v4si (rtx, rtx);
extern rtx gen_reduc_plus_scal_v2di (rtx, rtx);
extern rtx gen_reduc_plus_scal_v4sf (rtx, rtx);
extern rtx gen_reduc_smax_nan_scal_v4hf (rtx, rtx);
extern rtx gen_reduc_smin_nan_scal_v4hf (rtx, rtx);
extern rtx gen_reduc_smax_scal_v4hf (rtx, rtx);
extern rtx gen_reduc_smin_scal_v4hf (rtx, rtx);
extern rtx gen_reduc_smax_nan_scal_v8hf (rtx, rtx);
extern rtx gen_reduc_smin_nan_scal_v8hf (rtx, rtx);
extern rtx gen_reduc_smax_scal_v8hf (rtx, rtx);
extern rtx gen_reduc_smin_scal_v8hf (rtx, rtx);
extern rtx gen_reduc_smax_nan_scal_v2sf (rtx, rtx);
extern rtx gen_reduc_smin_nan_scal_v2sf (rtx, rtx);
extern rtx gen_reduc_smax_scal_v2sf (rtx, rtx);
extern rtx gen_reduc_smin_scal_v2sf (rtx, rtx);
extern rtx gen_reduc_smax_nan_scal_v4sf (rtx, rtx);
extern rtx gen_reduc_smin_nan_scal_v4sf (rtx, rtx);
extern rtx gen_reduc_smax_scal_v4sf (rtx, rtx);
extern rtx gen_reduc_smin_scal_v4sf (rtx, rtx);
extern rtx gen_reduc_smax_nan_scal_v2df (rtx, rtx);
extern rtx gen_reduc_smin_nan_scal_v2df (rtx, rtx);
extern rtx gen_reduc_smax_scal_v2df (rtx, rtx);
extern rtx gen_reduc_smin_scal_v2df (rtx, rtx);
extern rtx gen_reduc_umax_scal_v8qi (rtx, rtx);
extern rtx gen_reduc_umin_scal_v8qi (rtx, rtx);
extern rtx gen_reduc_smax_scal_v8qi (rtx, rtx);
extern rtx gen_reduc_smin_scal_v8qi (rtx, rtx);
extern rtx gen_reduc_umax_scal_v16qi (rtx, rtx);
extern rtx gen_reduc_umin_scal_v16qi (rtx, rtx);
extern rtx gen_reduc_smax_scal_v16qi (rtx, rtx);
extern rtx gen_reduc_smin_scal_v16qi (rtx, rtx);
extern rtx gen_reduc_umax_scal_v4hi (rtx, rtx);
extern rtx gen_reduc_umin_scal_v4hi (rtx, rtx);
extern rtx gen_reduc_smax_scal_v4hi (rtx, rtx);
extern rtx gen_reduc_smin_scal_v4hi (rtx, rtx);
extern rtx gen_reduc_umax_scal_v8hi (rtx, rtx);
extern rtx gen_reduc_umin_scal_v8hi (rtx, rtx);
extern rtx gen_reduc_smax_scal_v8hi (rtx, rtx);
extern rtx gen_reduc_smin_scal_v8hi (rtx, rtx);
extern rtx gen_reduc_umax_scal_v2si (rtx, rtx);
extern rtx gen_reduc_umin_scal_v2si (rtx, rtx);
extern rtx gen_reduc_smax_scal_v2si (rtx, rtx);
extern rtx gen_reduc_smin_scal_v2si (rtx, rtx);
extern rtx gen_reduc_umax_scal_v4si (rtx, rtx);
extern rtx gen_reduc_umin_scal_v4si (rtx, rtx);
extern rtx gen_reduc_smax_scal_v4si (rtx, rtx);
extern rtx gen_reduc_smin_scal_v4si (rtx, rtx);
extern rtx gen_aarch64_simd_bslv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bslv2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bsldi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_simd_bsldf (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v8qiv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v16qiv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v4hiv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v8hiv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v2siv2si (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v4siv4si (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v2div2di (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v2sfv2si (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v4sfv4si (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_v2dfv2di (rtx, rtx, rtx, rtx);
extern rtx gen_vcond_mask_didi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv8qiv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv16qiv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv4hiv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv8hiv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv2siv2si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv4siv4si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv2div2di (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpdidi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv2sfv2si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv4sfv4si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpv2dfv2di (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpuv8qiv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpuv16qiv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpuv4hiv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpuv8hiv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpuv2siv2si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpuv4siv4si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpuv2div2di (rtx, rtx, rtx, rtx);
extern rtx gen_vec_cmpudidi (rtx, rtx, rtx, rtx);
extern rtx gen_vcondv8qiv8qi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv16qiv16qi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv4hiv4hi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv8hiv8hi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2siv2si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv4siv4si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2div2di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2sfv2sf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv4sfv4sf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2dfv2df (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconddidi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2siv2sf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2sfv2si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv4siv4sf (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv4sfv4si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2div2df (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondv2dfv2di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv8qiv8qi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv16qiv16qi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv4hiv4hi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv8hiv8hi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv2siv2si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv4siv4si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv2div2di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vcondudidi (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv2sfv2si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv4sfv4si (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_vconduv2dfv2di (rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_combinev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_combinev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_combinev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_combinev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_combinev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_combinedi (rtx, rtx, rtx);
extern rtx gen_aarch64_combinedf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_combinev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_combinev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_combinev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_combinev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_combinev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_combinedi (rtx, rtx, rtx);
extern rtx gen_aarch64_simd_combinedf (rtx, rtx, rtx);
extern rtx gen_aarch64_saddl2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddl2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddl2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddl2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddl2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddl2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubl2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubl2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubl2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_usubl2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_usubl2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_usubl2v4si (rtx, rtx, rtx);
extern rtx gen_widen_ssumv16qi3 (rtx, rtx, rtx);
extern rtx gen_widen_ssumv8hi3 (rtx, rtx, rtx);
extern rtx gen_widen_ssumv4si3 (rtx, rtx, rtx);
extern rtx gen_widen_ssumv8qi3 (rtx, rtx, rtx);
extern rtx gen_widen_ssumv4hi3 (rtx, rtx, rtx);
extern rtx gen_widen_ssumv2si3 (rtx, rtx, rtx);
extern rtx gen_widen_usumv16qi3 (rtx, rtx, rtx);
extern rtx gen_widen_usumv8hi3 (rtx, rtx, rtx);
extern rtx gen_widen_usumv4si3 (rtx, rtx, rtx);
extern rtx gen_widen_usumv8qi3 (rtx, rtx, rtx);
extern rtx gen_widen_usumv4hi3 (rtx, rtx, rtx);
extern rtx gen_widen_usumv2si3 (rtx, rtx, rtx);
extern rtx gen_aarch64_saddw2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddw2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_saddw2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddw2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddw2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_uaddw2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubw2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubw2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_ssubw2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_usubw2v16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_usubw2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_usubw2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2v8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2v4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_lanev8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_lanev4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_laneqv8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_laneqv4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_lanev8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_lanev4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_laneqv8hi (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_laneqv4si (rtx, rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlal2_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_nv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmlsl2_nv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2v8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2v4si (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_laneqv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_laneqv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_nv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_sqdmull2_nv4si (rtx, rtx, rtx);
extern rtx gen_sqrtv4hf2 (rtx, rtx);
extern rtx gen_sqrtv8hf2 (rtx, rtx);
extern rtx gen_sqrtv2sf2 (rtx, rtx);
extern rtx gen_sqrtv4sf2 (rtx, rtx);
extern rtx gen_sqrtv2df2 (rtx, rtx);
extern rtx gen_vec_load_lanesoiv16qi (rtx, rtx);
extern rtx gen_vec_load_lanesoiv8hi (rtx, rtx);
extern rtx gen_vec_load_lanesoiv4si (rtx, rtx);
extern rtx gen_vec_load_lanesoiv2di (rtx, rtx);
extern rtx gen_vec_load_lanesoiv8hf (rtx, rtx);
extern rtx gen_vec_load_lanesoiv4sf (rtx, rtx);
extern rtx gen_vec_load_lanesoiv2df (rtx, rtx);
extern rtx gen_vec_store_lanesoiv16qi (rtx, rtx);
extern rtx gen_vec_store_lanesoiv8hi (rtx, rtx);
extern rtx gen_vec_store_lanesoiv4si (rtx, rtx);
extern rtx gen_vec_store_lanesoiv2di (rtx, rtx);
extern rtx gen_vec_store_lanesoiv8hf (rtx, rtx);
extern rtx gen_vec_store_lanesoiv4sf (rtx, rtx);
extern rtx gen_vec_store_lanesoiv2df (rtx, rtx);
extern rtx gen_vec_load_lanesciv16qi (rtx, rtx);
extern rtx gen_vec_load_lanesciv8hi (rtx, rtx);
extern rtx gen_vec_load_lanesciv4si (rtx, rtx);
extern rtx gen_vec_load_lanesciv2di (rtx, rtx);
extern rtx gen_vec_load_lanesciv8hf (rtx, rtx);
extern rtx gen_vec_load_lanesciv4sf (rtx, rtx);
extern rtx gen_vec_load_lanesciv2df (rtx, rtx);
extern rtx gen_vec_store_lanesciv16qi (rtx, rtx);
extern rtx gen_vec_store_lanesciv8hi (rtx, rtx);
extern rtx gen_vec_store_lanesciv4si (rtx, rtx);
extern rtx gen_vec_store_lanesciv2di (rtx, rtx);
extern rtx gen_vec_store_lanesciv8hf (rtx, rtx);
extern rtx gen_vec_store_lanesciv4sf (rtx, rtx);
extern rtx gen_vec_store_lanesciv2df (rtx, rtx);
extern rtx gen_vec_load_lanesxiv16qi (rtx, rtx);
extern rtx gen_vec_load_lanesxiv8hi (rtx, rtx);
extern rtx gen_vec_load_lanesxiv4si (rtx, rtx);
extern rtx gen_vec_load_lanesxiv2di (rtx, rtx);
extern rtx gen_vec_load_lanesxiv8hf (rtx, rtx);
extern rtx gen_vec_load_lanesxiv4sf (rtx, rtx);
extern rtx gen_vec_load_lanesxiv2df (rtx, rtx);
extern rtx gen_vec_store_lanesxiv16qi (rtx, rtx);
extern rtx gen_vec_store_lanesxiv8hi (rtx, rtx);
extern rtx gen_vec_store_lanesxiv4si (rtx, rtx);
extern rtx gen_vec_store_lanesxiv2di (rtx, rtx);
extern rtx gen_vec_store_lanesxiv8hf (rtx, rtx);
extern rtx gen_vec_store_lanesxiv4sf (rtx, rtx);
extern rtx gen_vec_store_lanesxiv2df (rtx, rtx);
extern rtx gen_movoi (rtx, rtx);
extern rtx gen_movci (rtx, rtx);
extern rtx gen_movxi (rtx, rtx);
extern rtx gen_aarch64_ld2rv8qi (rtx, rtx);
extern rtx gen_aarch64_ld3rv8qi (rtx, rtx);
extern rtx gen_aarch64_ld4rv8qi (rtx, rtx);
extern rtx gen_aarch64_ld2rv16qi (rtx, rtx);
extern rtx gen_aarch64_ld3rv16qi (rtx, rtx);
extern rtx gen_aarch64_ld4rv16qi (rtx, rtx);
extern rtx gen_aarch64_ld2rv4hi (rtx, rtx);
extern rtx gen_aarch64_ld3rv4hi (rtx, rtx);
extern rtx gen_aarch64_ld4rv4hi (rtx, rtx);
extern rtx gen_aarch64_ld2rv8hi (rtx, rtx);
extern rtx gen_aarch64_ld3rv8hi (rtx, rtx);
extern rtx gen_aarch64_ld4rv8hi (rtx, rtx);
extern rtx gen_aarch64_ld2rv2si (rtx, rtx);
extern rtx gen_aarch64_ld3rv2si (rtx, rtx);
extern rtx gen_aarch64_ld4rv2si (rtx, rtx);
extern rtx gen_aarch64_ld2rv4si (rtx, rtx);
extern rtx gen_aarch64_ld3rv4si (rtx, rtx);
extern rtx gen_aarch64_ld4rv4si (rtx, rtx);
extern rtx gen_aarch64_ld2rv2di (rtx, rtx);
extern rtx gen_aarch64_ld3rv2di (rtx, rtx);
extern rtx gen_aarch64_ld4rv2di (rtx, rtx);
extern rtx gen_aarch64_ld2rv4hf (rtx, rtx);
extern rtx gen_aarch64_ld3rv4hf (rtx, rtx);
extern rtx gen_aarch64_ld4rv4hf (rtx, rtx);
extern rtx gen_aarch64_ld2rv8hf (rtx, rtx);
extern rtx gen_aarch64_ld3rv8hf (rtx, rtx);
extern rtx gen_aarch64_ld4rv8hf (rtx, rtx);
extern rtx gen_aarch64_ld2rv2sf (rtx, rtx);
extern rtx gen_aarch64_ld3rv2sf (rtx, rtx);
extern rtx gen_aarch64_ld4rv2sf (rtx, rtx);
extern rtx gen_aarch64_ld2rv4sf (rtx, rtx);
extern rtx gen_aarch64_ld3rv4sf (rtx, rtx);
extern rtx gen_aarch64_ld4rv4sf (rtx, rtx);
extern rtx gen_aarch64_ld2rv2df (rtx, rtx);
extern rtx gen_aarch64_ld3rv2df (rtx, rtx);
extern rtx gen_aarch64_ld4rv2df (rtx, rtx);
extern rtx gen_aarch64_ld2rdi (rtx, rtx);
extern rtx gen_aarch64_ld3rdi (rtx, rtx);
extern rtx gen_aarch64_ld4rdi (rtx, rtx);
extern rtx gen_aarch64_ld2rdf (rtx, rtx);
extern rtx gen_aarch64_ld3rdf (rtx, rtx);
extern rtx gen_aarch64_ld4rdf (rtx, rtx);
extern rtx gen_aarch64_ld2v8qi (rtx, rtx);
extern rtx gen_aarch64_ld2v4hi (rtx, rtx);
extern rtx gen_aarch64_ld2v4hf (rtx, rtx);
extern rtx gen_aarch64_ld2v2si (rtx, rtx);
extern rtx gen_aarch64_ld2v2sf (rtx, rtx);
extern rtx gen_aarch64_ld2di (rtx, rtx);
extern rtx gen_aarch64_ld2df (rtx, rtx);
extern rtx gen_aarch64_ld3v8qi (rtx, rtx);
extern rtx gen_aarch64_ld3v4hi (rtx, rtx);
extern rtx gen_aarch64_ld3v4hf (rtx, rtx);
extern rtx gen_aarch64_ld3v2si (rtx, rtx);
extern rtx gen_aarch64_ld3v2sf (rtx, rtx);
extern rtx gen_aarch64_ld3di (rtx, rtx);
extern rtx gen_aarch64_ld3df (rtx, rtx);
extern rtx gen_aarch64_ld4v8qi (rtx, rtx);
extern rtx gen_aarch64_ld4v4hi (rtx, rtx);
extern rtx gen_aarch64_ld4v4hf (rtx, rtx);
extern rtx gen_aarch64_ld4v2si (rtx, rtx);
extern rtx gen_aarch64_ld4v2sf (rtx, rtx);
extern rtx gen_aarch64_ld4di (rtx, rtx);
extern rtx gen_aarch64_ld4df (rtx, rtx);
extern rtx gen_aarch64_ld1v8qi (rtx, rtx);
extern rtx gen_aarch64_ld1v16qi (rtx, rtx);
extern rtx gen_aarch64_ld1v4hi (rtx, rtx);
extern rtx gen_aarch64_ld1v8hi (rtx, rtx);
extern rtx gen_aarch64_ld1v2si (rtx, rtx);
extern rtx gen_aarch64_ld1v4si (rtx, rtx);
extern rtx gen_aarch64_ld1v2di (rtx, rtx);
extern rtx gen_aarch64_ld1v4hf (rtx, rtx);
extern rtx gen_aarch64_ld1v8hf (rtx, rtx);
extern rtx gen_aarch64_ld1v2sf (rtx, rtx);
extern rtx gen_aarch64_ld1v4sf (rtx, rtx);
extern rtx gen_aarch64_ld1v2df (rtx, rtx);
extern rtx gen_aarch64_ld2v16qi (rtx, rtx);
extern rtx gen_aarch64_ld2v8hi (rtx, rtx);
extern rtx gen_aarch64_ld2v4si (rtx, rtx);
extern rtx gen_aarch64_ld2v2di (rtx, rtx);
extern rtx gen_aarch64_ld2v8hf (rtx, rtx);
extern rtx gen_aarch64_ld2v4sf (rtx, rtx);
extern rtx gen_aarch64_ld2v2df (rtx, rtx);
extern rtx gen_aarch64_ld3v16qi (rtx, rtx);
extern rtx gen_aarch64_ld3v8hi (rtx, rtx);
extern rtx gen_aarch64_ld3v4si (rtx, rtx);
extern rtx gen_aarch64_ld3v2di (rtx, rtx);
extern rtx gen_aarch64_ld3v8hf (rtx, rtx);
extern rtx gen_aarch64_ld3v4sf (rtx, rtx);
extern rtx gen_aarch64_ld3v2df (rtx, rtx);
extern rtx gen_aarch64_ld4v16qi (rtx, rtx);
extern rtx gen_aarch64_ld4v8hi (rtx, rtx);
extern rtx gen_aarch64_ld4v4si (rtx, rtx);
extern rtx gen_aarch64_ld4v2di (rtx, rtx);
extern rtx gen_aarch64_ld4v8hf (rtx, rtx);
extern rtx gen_aarch64_ld4v4sf (rtx, rtx);
extern rtx gen_aarch64_ld4v2df (rtx, rtx);
extern rtx gen_aarch64_ld2_lanev8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev8qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev4hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev2si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev4hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev2sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanev2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanev2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanev2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanedi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld2_lanedf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld3_lanedf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_ld4_lanedf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregoiv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregoiv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregoiv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregoiv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregoiv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregoidi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregoidf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregciv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregciv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregciv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregciv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregciv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregcidi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregcidf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregxiv8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregxiv4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregxiv4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregxiv2si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregxiv2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregxidi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_dregxidf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregoiv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregoiv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregoiv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregoiv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregoiv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregoiv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregoiv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregciv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregciv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregciv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregciv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregciv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregciv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregciv2df (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregxiv16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregxiv8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregxiv4si (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregxiv2di (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregxiv8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregxiv4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_get_qregxiv2df (rtx, rtx, rtx);
extern rtx gen_vec_perm_constv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv4hi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv2si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv4si (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv2di (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv4hf (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv8hf (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv2sf (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv4sf (rtx, rtx, rtx, rtx);
extern rtx gen_vec_perm_constv2df (rtx, rtx, rtx, rtx);
extern rtx gen_vec_permv8qi (rtx, rtx, rtx, rtx);
extern rtx gen_vec_permv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_st2v8qi (rtx, rtx);
extern rtx gen_aarch64_st2v4hi (rtx, rtx);
extern rtx gen_aarch64_st2v4hf (rtx, rtx);
extern rtx gen_aarch64_st2v2si (rtx, rtx);
extern rtx gen_aarch64_st2v2sf (rtx, rtx);
extern rtx gen_aarch64_st2di (rtx, rtx);
extern rtx gen_aarch64_st2df (rtx, rtx);
extern rtx gen_aarch64_st3v8qi (rtx, rtx);
extern rtx gen_aarch64_st3v4hi (rtx, rtx);
extern rtx gen_aarch64_st3v4hf (rtx, rtx);
extern rtx gen_aarch64_st3v2si (rtx, rtx);
extern rtx gen_aarch64_st3v2sf (rtx, rtx);
extern rtx gen_aarch64_st3di (rtx, rtx);
extern rtx gen_aarch64_st3df (rtx, rtx);
extern rtx gen_aarch64_st4v8qi (rtx, rtx);
extern rtx gen_aarch64_st4v4hi (rtx, rtx);
extern rtx gen_aarch64_st4v4hf (rtx, rtx);
extern rtx gen_aarch64_st4v2si (rtx, rtx);
extern rtx gen_aarch64_st4v2sf (rtx, rtx);
extern rtx gen_aarch64_st4di (rtx, rtx);
extern rtx gen_aarch64_st4df (rtx, rtx);
extern rtx gen_aarch64_st2v16qi (rtx, rtx);
extern rtx gen_aarch64_st2v8hi (rtx, rtx);
extern rtx gen_aarch64_st2v4si (rtx, rtx);
extern rtx gen_aarch64_st2v2di (rtx, rtx);
extern rtx gen_aarch64_st2v8hf (rtx, rtx);
extern rtx gen_aarch64_st2v4sf (rtx, rtx);
extern rtx gen_aarch64_st2v2df (rtx, rtx);
extern rtx gen_aarch64_st3v16qi (rtx, rtx);
extern rtx gen_aarch64_st3v8hi (rtx, rtx);
extern rtx gen_aarch64_st3v4si (rtx, rtx);
extern rtx gen_aarch64_st3v2di (rtx, rtx);
extern rtx gen_aarch64_st3v8hf (rtx, rtx);
extern rtx gen_aarch64_st3v4sf (rtx, rtx);
extern rtx gen_aarch64_st3v2df (rtx, rtx);
extern rtx gen_aarch64_st4v16qi (rtx, rtx);
extern rtx gen_aarch64_st4v8hi (rtx, rtx);
extern rtx gen_aarch64_st4v4si (rtx, rtx);
extern rtx gen_aarch64_st4v2di (rtx, rtx);
extern rtx gen_aarch64_st4v8hf (rtx, rtx);
extern rtx gen_aarch64_st4v4sf (rtx, rtx);
extern rtx gen_aarch64_st4v2df (rtx, rtx);
extern rtx gen_aarch64_st2_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev8qi (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev16qi (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev4hi (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev8hi (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev2si (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev4si (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev2di (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev4hf (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev8hf (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev2sf (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev4sf (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanev2df (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanedi (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanedi (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanedi (rtx, rtx, rtx);
extern rtx gen_aarch64_st2_lanedf (rtx, rtx, rtx);
extern rtx gen_aarch64_st3_lanedf (rtx, rtx, rtx);
extern rtx gen_aarch64_st4_lanedf (rtx, rtx, rtx);
extern rtx gen_aarch64_st1v8qi (rtx, rtx);
extern rtx gen_aarch64_st1v16qi (rtx, rtx);
extern rtx gen_aarch64_st1v4hi (rtx, rtx);
extern rtx gen_aarch64_st1v8hi (rtx, rtx);
extern rtx gen_aarch64_st1v2si (rtx, rtx);
extern rtx gen_aarch64_st1v4si (rtx, rtx);
extern rtx gen_aarch64_st1v2di (rtx, rtx);
extern rtx gen_aarch64_st1v4hf (rtx, rtx);
extern rtx gen_aarch64_st1v8hf (rtx, rtx);
extern rtx gen_aarch64_st1v2sf (rtx, rtx);
extern rtx gen_aarch64_st1v4sf (rtx, rtx);
extern rtx gen_aarch64_st1v2df (rtx, rtx);
extern rtx gen_aarch64_set_qregoiv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregoiv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregoiv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregoiv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregoiv8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregoiv4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregoiv2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregciv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregciv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregciv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregciv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregciv8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregciv4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregciv2df (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregxiv16qi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregxiv8hi (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregxiv4si (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregxiv2di (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregxiv8hf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregxiv4sf (rtx, rtx, rtx, rtx);
extern rtx gen_aarch64_set_qregxiv2df (rtx, rtx, rtx, rtx);
extern rtx gen_vec_initv8qi (rtx, rtx);
extern rtx gen_vec_initv16qi (rtx, rtx);
extern rtx gen_vec_initv4hi (rtx, rtx);
extern rtx gen_vec_initv8hi (rtx, rtx);
extern rtx gen_vec_initv2si (rtx, rtx);
extern rtx gen_vec_initv4si (rtx, rtx);
extern rtx gen_vec_initv2di (rtx, rtx);
extern rtx gen_vec_initv4hf (rtx, rtx);
extern rtx gen_vec_initv8hf (rtx, rtx);
extern rtx gen_vec_initv2sf (rtx, rtx);
extern rtx gen_vec_initv4sf (rtx, rtx);
extern rtx gen_vec_initv2df (rtx, rtx);
extern rtx gen_vec_extractv8qi (rtx, rtx, rtx);
extern rtx gen_vec_extractv16qi (rtx, rtx, rtx);
extern rtx gen_vec_extractv4hi (rtx, rtx, rtx);
extern rtx gen_vec_extractv8hi (rtx, rtx, rtx);
extern rtx gen_vec_extractv2si (rtx, rtx, rtx);
extern rtx gen_vec_extractv4si (rtx, rtx, rtx);
extern rtx gen_vec_extractv2di (rtx, rtx, rtx);
extern rtx gen_vec_extractv4hf (rtx, rtx, rtx);
extern rtx gen_vec_extractv8hf (rtx, rtx, rtx);
extern rtx gen_vec_extractv2sf (rtx, rtx, rtx);
extern rtx gen_vec_extractv4sf (rtx, rtx, rtx);
extern rtx gen_vec_extractv2df (rtx, rtx, rtx);
extern rtx gen_atomic_compare_and_swapqi (rtx, rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_atomic_compare_and_swaphi (rtx, rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_atomic_compare_and_swapsi (rtx, rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_atomic_compare_and_swapdi (rtx, rtx, rtx, rtx, rtx, rtx, rtx, rtx);
extern rtx gen_atomic_exchangeqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_exchangehi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_exchangesi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_exchangedi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_addqi (rtx, rtx, rtx);
extern rtx gen_atomic_subqi (rtx, rtx, rtx);
extern rtx gen_atomic_orqi (rtx, rtx, rtx);
extern rtx gen_atomic_xorqi (rtx, rtx, rtx);
extern rtx gen_atomic_andqi (rtx, rtx, rtx);
extern rtx gen_atomic_addhi (rtx, rtx, rtx);
extern rtx gen_atomic_subhi (rtx, rtx, rtx);
extern rtx gen_atomic_orhi (rtx, rtx, rtx);
extern rtx gen_atomic_xorhi (rtx, rtx, rtx);
extern rtx gen_atomic_andhi (rtx, rtx, rtx);
extern rtx gen_atomic_addsi (rtx, rtx, rtx);
extern rtx gen_atomic_subsi (rtx, rtx, rtx);
extern rtx gen_atomic_orsi (rtx, rtx, rtx);
extern rtx gen_atomic_xorsi (rtx, rtx, rtx);
extern rtx gen_atomic_andsi (rtx, rtx, rtx);
extern rtx gen_atomic_adddi (rtx, rtx, rtx);
extern rtx gen_atomic_subdi (rtx, rtx, rtx);
extern rtx gen_atomic_ordi (rtx, rtx, rtx);
extern rtx gen_atomic_xordi (rtx, rtx, rtx);
extern rtx gen_atomic_anddi (rtx, rtx, rtx);
extern rtx gen_atomic_fetch_addqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_subqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_orqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_xorqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_andqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_addhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_subhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_orhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_xorhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_andhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_addsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_subsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_orsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_xorsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_andsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_adddi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_subdi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_ordi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_xordi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_fetch_anddi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_add_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_sub_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_or_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_xor_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_and_fetchqi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_add_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_sub_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_or_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_xor_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_and_fetchhi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_add_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_sub_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_or_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_xor_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_and_fetchsi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_add_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_sub_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_or_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_xor_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_atomic_and_fetchdi (rtx, rtx, rtx, rtx);
extern rtx gen_mem_thread_fence (rtx);
extern rtx gen_dmb (rtx);
#endif /* GCC_INSN_FLAGS_H */
|