/usr/share/gEDA/sym/altera/10K10LC84-1.sym is in geda-symbols 1:1.8.2-4.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 | v 20031231 1
P 100 15900 400 15900 1 0 0
{
T 200 15950 5 8 1 1 0 0 1
pinnumber=13
T 200 15950 5 8 0 0 0 0 1
pinseq=13
}
V 350 17100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 17100 300 17100 1 0 0
{
T 150 17150 5 8 1 1 0 0 1
pinnumber=14
T 150 17150 5 8 0 0 0 0 1
pinseq=14
}
T 450 17050 9 10 1 0 0 0 1
CE
T 450 16250 9 10 1 0 0 0 1
CONFIG
T 450 15850 9 10 1 0 0 0 1
DCLK
P 100 16300 300 16300 1 0 0
{
T 150 16350 5 8 1 1 0 0 1
pinnumber=34
T 150 16350 5 8 0 0 0 0 1
pinseq=34
}
V 350 16300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 15100 400 15100 1 0 0
{
T 200 15150 5 8 1 1 0 0 1
pinnumber=12
T 200 15150 5 8 0 0 0 0 1
pinseq=12
}
P 100 14700 400 14700 1 0 0
{
T 200 14750 5 8 1 1 0 0 1
pinnumber=11
T 200 14750 5 8 0 0 0 0 1
pinseq=11
}
P 100 14300 400 14300 1 0 0
{
T 200 14350 5 8 1 1 0 0 1
pinnumber=10
T 200 14350 5 8 0 0 0 0 1
pinseq=10
}
P 100 13900 400 13900 1 0 0
{
T 250 13950 5 8 1 1 0 0 1
pinnumber=9
T 250 13950 5 8 0 0 0 0 1
pinseq=9
}
P 100 13500 400 13500 1 0 0
{
T 250 13550 5 8 1 1 0 0 1
pinnumber=8
T 250 13550 5 8 0 0 0 0 1
pinseq=8
}
P 100 13100 400 13100 1 0 0
{
T 250 13150 5 8 1 1 0 0 1
pinnumber=7
T 250 13150 5 8 0 0 0 0 1
pinseq=7
}
P 100 12300 400 12300 1 0 0
{
T 250 12350 5 8 1 1 0 0 1
pinnumber=5
T 250 12350 5 8 0 0 0 0 1
pinseq=5
}
T 450 15050 9 10 1 0 0 0 1
DATA0
T 450 14650 9 10 1 0 0 0 1
DATA1 I/O
T 450 13850 9 10 1 0 0 0 1
DATA3 I/O
T 450 13450 9 10 1 0 0 0 1
DATA4 I/O
T 450 13050 9 10 1 0 0 0 1
DATA5 I/O
T 450 12250 9 10 1 0 0 0 1
DATA7 I/O
P 100 12700 400 12700 1 0 0
{
T 250 12750 5 8 1 1 0 0 1
pinnumber=6
T 250 12750 5 8 0 0 0 0 1
pinseq=6
}
P 100 11900 400 11900 1 0 0
{
T 200 11950 5 8 1 1 0 0 1
pinnumber=79
T 200 11950 5 8 0 0 0 0 1
pinseq=79
}
T 450 12650 9 10 1 0 0 0 1
DATA6 I/O
T 450 11850 9 10 1 0 0 0 1
CS I/O
P 100 11500 300 11500 1 0 0
{
T 150 11550 5 8 1 1 0 0 1
pinnumber=78
T 150 11550 5 8 0 0 0 0 1
pinseq=78
}
P 100 11100 300 11100 1 0 0
{
T 150 11150 5 8 1 1 0 0 1
pinnumber=80
T 150 11150 5 8 0 0 0 0 1
pinseq=80
}
P 100 10700 300 10700 1 0 0
{
T 150 10750 5 8 1 1 0 0 1
pinnumber=81
T 150 10750 5 8 0 0 0 0 1
pinseq=81
}
V 350 11500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 350 11100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 350 10700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 450 14250 9 10 1 0 0 0 1
DATA2 I/O
T 450 11450 9 10 1 0 0 0 1
CS I/O
T 450 11050 9 10 1 0 0 0 1
WS I/O
T 450 10650 9 10 1 0 0 0 1
RS I/O
P 100 10300 400 10300 1 0 0
{
T 150 10350 5 8 1 1 0 0 1
pinnumber=73
T 150 10350 5 8 0 0 0 0 1
pinseq=73
}
T 450 10250 9 10 1 0 0 0 1
CLKUSR I/O
P 100 9500 400 9500 1 0 0
{
T 200 9550 5 8 1 1 0 0 1
pinnumber=31
T 200 9550 5 8 0 0 0 0 1
pinseq=31
}
P 100 9100 400 9100 1 0 0
{
T 200 9150 5 8 1 1 0 0 1
pinnumber=32
T 200 9150 5 8 0 0 0 0 1
pinseq=32
}
T 450 9450 9 10 1 0 0 0 1
MSEL0
T 450 9050 9 10 1 0 0 0 1
MSEL1
P 100 8300 400 8300 1 0 0
{
T 200 8350 5 8 1 1 0 0 1
pinnumber=15
T 200 8350 5 8 0 0 0 0 1
pinseq=15
}
P 100 7900 400 7900 1 0 0
{
T 200 7950 5 8 1 1 0 0 1
pinnumber=77
T 200 7950 5 8 0 0 0 0 1
pinseq=77
}
P 100 7500 400 7500 1 0 0
{
T 200 7550 5 8 1 1 0 0 1
pinnumber=57
T 200 7550 5 8 0 0 0 0 1
pinseq=57
}
P 100 7100 400 7100 1 0 0
{
T 200 7150 5 8 1 1 0 0 1
pinnumber=56
T 200 7150 5 8 0 0 0 0 1
pinseq=56
}
T 450 8250 9 10 1 0 0 0 1
TDI
T 450 7850 9 10 1 0 0 0 1
TCK
T 450 7450 9 10 1 0 0 0 1
TMS
T 450 7050 9 10 1 0 0 0 1
TRST
P 100 6300 400 6300 1 0 0
{
T 200 6350 5 8 1 1 0 0 1
pinnumber=83
T 200 6350 5 8 0 0 0 0 1
pinseq=83
}
P 100 5900 300 5900 1 0 0
{
T 200 5950 5 8 1 1 0 0 1
pinnumber=3
T 200 5950 5 8 0 0 0 0 1
pinseq=3
}
V 350 5900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 450 6250 9 10 1 0 0 0 1
DEV_OE
T 450 5850 9 10 1 0 0 0 1
DEV_CLR
P 100 5100 400 5100 1 0 0
{
T 250 5150 5 8 1 1 0 0 1
pinnumber=1
T 250 5150 5 8 0 0 0 0 1
pinseq=1
}
P 100 4700 400 4700 1 0 0
{
T 150 4750 5 8 1 1 0 0 1
pinnumber=43
T 150 4750 5 8 0 0 0 0 1
pinseq=43
}
P 100 4300 400 4300 1 0 0
{
T 200 4350 5 8 1 1 0 0 1
pinnumber=2
T 200 4350 5 8 0 0 0 0 1
pinseq=2
}
P 100 3900 400 3900 1 0 0
{
T 150 3950 5 8 1 1 0 0 1
pinnumber=42
T 150 3950 5 8 0 0 0 0 1
pinseq=42
}
P 100 3500 400 3500 1 0 0
{
T 150 3550 5 8 1 1 0 0 1
pinnumber=44
T 150 3550 5 8 0 0 0 0 1
pinseq=44
}
P 100 3100 400 3100 1 0 0
{
T 150 3150 5 8 1 1 0 0 1
pinnumber=84
T 150 3150 5 8 0 0 0 0 1
pinseq=84
}
T 450 5050 9 10 1 0 0 0 1
IN CLK
T 450 4650 9 10 1 0 0 0 1
IN CLK
T 450 4250 9 10 1 0 0 0 1
IN
T 450 3850 9 10 1 0 0 0 1
IN
T 450 3450 9 10 1 0 0 0 1
IN
T 450 3050 9 10 1 0 0 0 1
IN
V 5550 17100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5600 17100 5800 17100 1 0 1
{
T 5600 17150 5 8 1 1 0 0 1
pinnumber=75
T 5600 17150 5 8 0 0 0 0 1
pinseq=75
}
T 5050 17050 9 10 1 0 0 0 1
CEO
P 5800 16300 5600 16300 1 0 0
{
T 5600 16350 5 8 1 1 0 0 1
pinnumber=55
T 5600 16350 5 8 0 0 0 0 1
pinseq=55
}
P 5800 15900 5500 15900 1 0 0
{
T 5550 15950 5 8 1 1 0 0 1
pinnumber=76
T 5550 15950 5 8 0 0 0 0 1
pinseq=76
}
V 5550 16300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4700 16250 9 10 1 0 0 0 1
STATUS
T 4250 15850 9 10 1 0 0 0 1
CONF_DONE
P 5500 15100 5800 15100 1 0 1
{
T 5550 15150 5 8 1 1 0 0 1
pinnumber=69
T 5550 15150 5 8 0 0 0 0 1
pinseq=69
}
P 5500 14300 5800 14300 1 0 1
{
T 5550 14350 5 8 1 1 0 0 1
pinnumber=70
T 5550 14350 5 8 0 0 0 0 1
pinseq=70
}
T 4100 15050 9 10 1 0 0 0 1
INIT_DONE I/O
T 4250 14250 9 10 1 0 0 0 1
RDYnBSY I/O
P 5800 13500 5500 13500 1 0 0
{
T 5550 13550 5 8 1 1 0 0 1
pinnumber=74
T 5550 13550 5 8 0 0 0 0 1
pinseq=74
}
T 5100 13450 9 10 1 0 0 0 1
TDO
P 100 2700 400 2700 1 0 0
{
T 200 2750 5 8 1 1 0 0 1
pinnumber=16
T 200 2750 5 8 0 0 0 0 1
pinseq=16
}
P 100 2300 400 2300 1 0 0
{
T 200 2350 5 8 1 1 0 0 1
pinnumber=17
T 200 2350 5 8 0 0 0 0 1
pinseq=17
}
P 100 1900 400 1900 1 0 0
{
T 200 1950 5 8 1 1 0 0 1
pinnumber=18
T 200 1950 5 8 0 0 0 0 1
pinseq=18
}
P 100 1500 400 1500 1 0 0
{
T 200 1550 5 8 1 1 0 0 1
pinnumber=19
T 200 1550 5 8 0 0 0 0 1
pinseq=19
}
P 100 1100 400 1100 1 0 0
{
T 200 1150 5 8 1 1 0 0 1
pinnumber=21
T 200 1150 5 8 0 0 0 0 1
pinseq=21
}
P 100 700 400 700 1 0 0
{
T 150 750 5 8 1 1 0 0 1
pinnumber=22
T 150 750 5 8 0 0 0 0 1
pinseq=22
}
T 450 2650 9 10 1 0 0 0 1
I/O
T 450 2250 9 10 1 0 0 0 1
I/O
T 450 1850 9 10 1 0 0 0 1
I/O
T 450 1450 9 10 1 0 0 0 1
I/O
T 450 1050 9 10 1 0 0 0 1
I/O
T 450 650 9 10 1 0 0 0 1
I/O
P 5500 12700 5800 12700 1 0 1
{
T 5550 12750 5 8 1 1 0 0 1
pinnumber=72
T 5550 12750 5 8 0 0 0 0 1
pinseq=72
}
P 5500 12300 5800 12300 1 0 1
{
T 5600 12350 5 8 1 1 0 0 1
pinnumber=71
T 5600 12350 5 8 0 0 0 0 1
pinseq=71
}
P 5500 11900 5800 11900 1 0 1
{
T 5550 11950 5 8 1 1 0 0 1
pinnumber=67
T 5550 11950 5 8 0 0 0 0 1
pinseq=67
}
P 5500 11500 5800 11500 1 0 1
{
T 5550 11550 5 8 1 1 0 0 1
pinnumber=66
T 5550 11550 5 8 0 0 0 0 1
pinseq=66
}
P 5500 11100 5800 11100 1 0 1
{
T 5550 11150 5 8 1 1 0 0 1
pinnumber=65
T 5550 11150 5 8 0 0 0 0 1
pinseq=65
}
P 5500 10700 5800 10700 1 0 1
{
T 5550 10750 5 8 1 1 0 0 1
pinnumber=64
T 5550 10750 5 8 0 0 0 0 1
pinseq=64
}
P 5500 10300 5800 10300 1 0 1
{
T 5550 10350 5 8 1 1 0 0 1
pinnumber=62
T 5550 10350 5 8 0 0 0 0 1
pinseq=62
}
P 5500 9900 5800 9900 1 0 1
{
T 5550 9950 5 8 1 1 0 0 1
pinnumber=61
T 5550 9950 5 8 0 0 0 0 1
pinseq=61
}
P 5500 9500 5800 9500 1 0 1
{
T 5550 9550 5 8 1 1 0 0 1
pinnumber=60
T 5550 9550 5 8 0 0 0 0 1
pinseq=60
}
P 5500 9100 5800 9100 1 0 1
{
T 5550 9150 5 8 1 1 0 0 1
pinnumber=59
T 5550 9150 5 8 0 0 0 0 1
pinseq=59
}
P 5500 8700 5800 8700 1 0 1
{
T 5550 8750 5 8 1 1 0 0 1
pinnumber=58
T 5550 8750 5 8 0 0 0 0 1
pinseq=58
}
P 5500 8300 5800 8300 1 0 1
{
T 5550 8350 5 8 1 1 0 0 1
pinnumber=54
T 5550 8350 5 8 0 0 0 0 1
pinseq=54
}
P 5500 7900 5800 7900 1 0 1
{
T 5550 7950 5 8 1 1 0 0 1
pinnumber=53
T 5550 7950 5 8 0 0 0 0 1
pinseq=53
}
P 5500 7500 5800 7500 1 0 1
{
T 5550 7550 5 8 1 1 0 0 1
pinnumber=52
T 5550 7550 5 8 0 0 0 0 1
pinseq=52
}
P 5500 7100 5800 7100 1 0 1
{
T 5550 7150 5 8 1 1 0 0 1
pinnumber=51
T 5550 7150 5 8 0 0 0 0 1
pinseq=51
}
P 5500 6700 5800 6700 1 0 1
{
T 5550 6750 5 8 1 1 0 0 1
pinnumber=50
T 5550 6750 5 8 0 0 0 0 1
pinseq=50
}
P 5500 6300 5800 6300 1 0 1
{
T 5550 6350 5 8 1 1 0 0 1
pinnumber=49
T 5550 6350 5 8 0 0 0 0 1
pinseq=49
}
P 5500 5900 5800 5900 1 0 1
{
T 5550 5950 5 8 1 1 0 0 1
pinnumber=48
T 5550 5950 5 8 0 0 0 0 1
pinseq=48
}
P 5500 5500 5800 5500 1 0 1
{
T 5550 5550 5 8 1 1 0 0 1
pinnumber=47
T 5550 5550 5 8 0 0 0 0 1
pinseq=347
}
P 5500 5100 5800 5100 1 0 1
{
T 5550 5150 5 8 1 1 0 0 1
pinnumber=39
T 5550 5150 5 8 0 0 0 0 1
pinseq=39
}
P 5500 4700 5800 4700 1 0 1
{
T 5550 4750 5 8 1 1 0 0 1
pinnumber=38
T 5550 4750 5 8 0 0 0 0 1
pinseq=38
}
P 5500 4300 5800 4300 1 0 1
{
T 5550 4350 5 8 1 1 0 0 1
pinnumber=37
T 5550 4350 5 8 0 0 0 0 1
pinseq=37
}
P 5500 3900 5800 3900 1 0 1
{
T 5550 3950 5 8 1 1 0 0 1
pinnumber=36
T 5550 3950 5 8 0 0 0 0 1
pinseq=36
}
P 5500 3500 5800 3500 1 0 1
{
T 5550 3550 5 8 1 1 0 0 1
pinnumber=35
T 5550 3550 5 8 0 0 0 0 1
pinseq=35
}
P 5500 3100 5800 3100 1 0 1
{
T 5550 3150 5 8 1 1 0 0 1
pinnumber=30
T 5550 3150 5 8 0 0 0 0 1
pinseq=30
}
P 5500 2700 5800 2700 1 0 1
{
T 5550 2750 5 8 1 1 0 0 1
pinnumber=29
T 5550 2750 5 8 0 0 0 0 1
pinseq=29
}
P 5500 2300 5800 2300 1 0 1
{
T 5550 2350 5 8 1 1 0 0 1
pinnumber=28
T 5550 2350 5 8 0 0 0 0 1
pinseq=28
}
P 5500 1900 5800 1900 1 0 1
{
T 5550 1950 5 8 1 1 0 0 1
pinnumber=27
T 5550 1950 5 8 0 0 0 0 1
pinseq=27
}
P 5500 1500 5800 1500 1 0 1
{
T 5550 1550 5 8 1 1 0 0 1
pinnumber=25
T 5550 1550 5 8 0 0 0 0 1
pinseq=25
}
P 5500 1100 5800 1100 1 0 1
{
T 5550 1150 5 8 1 1 0 0 1
pinnumber=24
T 5550 1150 5 8 0 0 0 0 1
pinseq=24
}
P 5500 700 5800 700 1 0 1
{
T 5550 750 5 8 1 1 0 0 1
pinnumber=23
T 5550 750 5 8 0 0 0 0 1
pinseq=23
}
T 5200 12650 9 10 1 0 0 0 1
I/O
T 5200 12250 9 10 1 0 0 0 1
I/O
T 5200 11850 9 10 1 0 0 0 1
I/O
T 5200 11450 9 10 1 0 0 0 1
I/O
T 5200 11050 9 10 1 0 0 0 1
I/O
T 5200 10650 9 10 1 0 0 0 1
I/O
T 5200 10250 9 10 1 0 0 0 1
I/O
T 5200 9850 9 10 1 0 0 0 1
I/O
T 5200 9450 9 10 1 0 0 0 1
I/O
T 5200 9050 9 10 1 0 0 0 1
I/O
T 5200 8650 9 10 1 0 0 0 1
I/O
T 5200 8250 9 10 1 0 0 0 1
I/O
T 5200 7850 9 10 1 0 0 0 1
I/O
T 5200 7450 9 10 1 0 0 0 1
I/O
T 5200 7050 9 10 1 0 0 0 1
I/O
T 5200 6650 9 10 1 0 0 0 1
I/O
T 5200 6250 9 10 1 0 0 0 1
I/O
T 5200 5850 9 10 1 0 0 0 1
I/O
T 5200 5450 9 10 1 0 0 0 1
I/O
T 5200 5050 9 10 1 0 0 0 1
I/O
T 5200 4650 9 10 1 0 0 0 1
I/O
T 5200 4250 9 10 1 0 0 0 1
I/O
T 5200 3850 9 10 1 0 0 0 1
I/O
T 5200 3450 9 10 1 0 0 0 1
I/O
T 5200 3050 9 10 1 0 0 0 1
I/O
T 5200 2650 9 10 1 0 0 0 1
I/O
T 5200 2250 9 10 1 0 0 0 1
I/O
T 5200 1850 9 10 1 0 0 0 1
I/O
T 5200 1450 9 10 1 0 0 0 1
I/O
T 5200 1050 9 10 1 0 0 0 1
I/O
T 5200 650 9 10 1 0 0 0 1
I/O
B 400 300 5100 17200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 6200 17300 5 10 0 0 0 0 1
device=10K10LC84
T 6200 17000 5 10 0 0 0 0 1
footprint=PLCC84
T 400 100 9 10 1 0 0 0 1
10K10LC84
T 5500 17600 8 10 1 1 0 6 1
refdes=U?
|