geda-symbols 1:1.8.2-4 / usr / share / gEDA / sym / micro / 8254-1.sym

This file is indexed.

/usr/share/gEDA/sym/micro/8254-1.sym is in geda-symbols 1:1.8.2-4.

This file is owned by root:root, with mode 0o644.

The actual contents of the file can be viewed below. 

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
v 20070626 1
P 0 4000 300 4000 1 0 0
{
T 200 4050 5 8 1 1 0 6 1
pinnumber=1
T 200 3950 5 8 0 1 0 8 1
pinseq=1
T 350 4000 9 8 1 1 0 0 1
pinlabel=D7
T 350 4000 5 8 0 1 0 2 1
pintype=io
}
P 0 3700 300 3700 1 0 0
{
T 200 3750 5 8 1 1 0 6 1
pinnumber=2
T 200 3650 5 8 0 1 0 8 1
pinseq=2
T 350 3700 9 8 1 1 0 0 1
pinlabel=D6
T 350 3700 5 8 0 1 0 2 1
pintype=io
}
P 0 3400 300 3400 1 0 0
{
T 200 3450 5 8 1 1 0 6 1
pinnumber=3
T 200 3350 5 8 0 1 0 8 1
pinseq=3
T 350 3400 9 8 1 1 0 0 1
pinlabel=D5
T 350 3400 5 8 0 1 0 2 1
pintype=io
}
P 0 3100 300 3100 1 0 0
{
T 200 3150 5 8 1 1 0 6 1
pinnumber=4
T 200 3050 5 8 0 1 0 8 1
pinseq=4
T 350 3100 9 8 1 1 0 0 1
pinlabel=D4
T 350 3100 5 8 0 1 0 2 1
pintype=io
}
P 0 2800 300 2800 1 0 0
{
T 200 2850 5 8 1 1 0 6 1
pinnumber=5
T 200 2750 5 8 0 1 0 8 1
pinseq=5
T 350 2800 9 8 1 1 0 0 1
pinlabel=D3
T 350 2800 5 8 0 1 0 2 1
pintype=io
}
P 0 2500 300 2500 1 0 0
{
T 200 2550 5 8 1 1 0 6 1
pinnumber=6
T 200 2450 5 8 0 1 0 8 1
pinseq=6
T 350 2500 9 8 1 1 0 0 1
pinlabel=D2
T 350 2500 5 8 0 1 0 2 1
pintype=io
}
P 0 2200 300 2200 1 0 0
{
T 200 2250 5 8 1 1 0 6 1
pinnumber=7
T 200 2150 5 8 0 1 0 8 1
pinseq=7
T 350 2200 9 8 1 1 0 0 1
pinlabel=D1
T 350 2200 5 8 0 1 0 2 1
pintype=io
}
P 0 1900 300 1900 1 0 0
{
T 200 1950 5 8 1 1 0 6 1
pinnumber=8
T 200 1850 5 8 0 1 0 8 1
pinseq=8
T 350 1900 9 8 1 1 0 0 1
pinlabel=D0
T 350 1900 5 8 0 1 0 2 1
pintype=io
}
P 0 1400 300 1400 1 0 0
{
T 200 1450 5 8 1 1 0 6 1
pinnumber=9
T 200 1350 5 8 0 1 0 8 1
pinseq=9
T 350 1400 9 8 1 1 0 0 1
pinlabel=CLK0
T 350 1400 5 8 0 1 0 2 1
pintype=clk
}
P 0 1100 300 1100 1 0 0
{
T 200 1150 5 8 1 1 0 6 1
pinnumber=10
T 200 1050 5 8 0 1 0 8 1
pinseq=10
T 350 1100 9 8 1 1 0 0 1
pinlabel=OUT0
T 350 1100 5 8 0 1 0 2 1
pintype=out
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6 1
pinnumber=11
T 200 750 5 8 0 1 0 8 1
pinseq=11
T 350 800 9 8 1 1 0 0 1
pinlabel=GATE0
T 350 800 5 8 0 1 0 2 1
pintype=in
}
P 0 400 300 400 1 0 0
{
T 200 450 5 8 1 1 0 6 1
pinnumber=12
T 200 350 5 8 0 1 0 8 1
pinseq=12
T 350 400 9 8 1 1 0 0 1
pinlabel=GND
T 350 400 5 8 0 1 0 2 1
pintype=pwr
}
P 2300 400 2600 400 1 0 1
{
T 2400 450 5 8 1 1 0 0 1
pinnumber=13
T 2400 350 5 8 0 1 0 2 1
pinseq=13
T 2250 400 9 8 1 1 0 6 1
pinlabel=OUT1
T 2250 400 5 8 0 1 0 8 1
pintype=out
}
P 2300 700 2600 700 1 0 1
{
T 2400 750 5 8 1 1 0 0 1
pinnumber=14
T 2400 650 5 8 0 1 0 2 1
pinseq=14
T 2250 700 9 8 1 1 0 6 1
pinlabel=GATE1
T 2250 700 5 8 0 1 0 8 1
pintype=in
}
P 2300 1000 2600 1000 1 0 1
{
T 2400 1050 5 8 1 1 0 0 1
pinnumber=15
T 2400 950 5 8 0 1 0 2 1
pinseq=15
T 2250 1000 9 8 1 1 0 6 1
pinlabel=CLK1
T 2250 1000 5 8 0 1 0 8 1
pintype=clk
}
P 2300 1400 2600 1400 1 0 1
{
T 2400 1450 5 8 1 1 0 0 1
pinnumber=16
T 2400 1350 5 8 0 1 0 2 1
pinseq=16
T 2250 1400 9 8 1 1 0 6 1
pinlabel=GATE2
T 2250 1400 5 8 0 1 0 8 1
pintype=in
}
P 2300 1700 2600 1700 1 0 1
{
T 2400 1750 5 8 1 1 0 0 1
pinnumber=17
T 2400 1650 5 8 0 1 0 2 1
pinseq=17
T 2250 1700 9 8 1 1 0 6 1
pinlabel=OUT2
T 2250 1700 5 8 0 1 0 8 1
pintype=out
}
P 2300 2000 2600 2000 1 0 1
{
T 2400 2050 5 8 1 1 0 0 1
pinnumber=18
T 2400 1950 5 8 0 1 0 2 1
pinseq=18
T 2250 2000 9 8 1 1 0 6 1
pinlabel=CLK2
T 2250 2000 5 8 0 1 0 8 1
pintype=clk
}
P 2300 2400 2600 2400 1 0 1
{
T 2400 2450 5 8 1 1 0 0 1
pinnumber=19
T 2400 2350 5 8 0 1 0 2 1
pinseq=19
T 2250 2400 9 8 1 1 0 6 1
pinlabel=A0
T 2250 2400 5 8 0 1 0 8 1
pintype=in
}
P 2300 2700 2600 2700 1 0 1
{
T 2400 2750 5 8 1 1 0 0 1
pinnumber=20
T 2400 2650 5 8 0 1 0 2 1
pinseq=20
T 2250 2700 9 8 1 1 0 6 1
pinlabel=A1
T 2250 2700 5 8 0 1 0 8 1
pintype=in
}
V 2350 3100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2400 3100 2600 3100 1 0 1
{
T 2400 3150 5 8 1 1 0 0 1
pinnumber=21
T 2400 3050 5 8 0 1 0 2 1
pinseq=21
T 2250 3100 9 8 1 1 0 6 1
pinlabel=\_CS\_
T 2250 3100 5 8 0 1 0 8 1
pintype=in
}
V 2350 3400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2400 3400 2600 3400 1 0 1
{
T 2400 3450 5 8 1 1 0 0 1
pinnumber=22
T 2400 3350 5 8 0 1 0 2 1
pinseq=22
T 2250 3400 9 8 1 1 0 6 1
pinlabel=\_RD\_
T 2250 3400 5 8 0 1 0 8 1
pintype=in
}
V 2350 3700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2400 3700 2600 3700 1 0 1
{
T 2400 3750 5 8 1 1 0 0 1
pinnumber=23
T 2400 3650 5 8 0 1 0 2 1
pinseq=23
T 2250 3700 9 8 1 1 0 6 1
pinlabel=\_WR\_
T 2250 3700 5 8 0 1 0 8 1
pintype=in
}
P 2300 4100 2600 4100 1 0 1
{
T 2400 4150 5 8 1 1 0 0 1
pinnumber=24
T 2400 4050 5 8 0 1 0 2 1
pinseq=24
T 2250 4100 9 8 1 1 0 6 1
pinlabel=Vcc
T 2250 4100 5 8 0 1 0 8 1
pintype=pwr
}
B 300 300 2000 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 4550 5 10 0 0 0 0 1
device=8254
T 2300 4400 8 10 1 1 0 6 1
refdes=U?
T 300 4950 5 10 0 0 0 0 1
footprint=DIP24
T 300 5150 5 10 0 0 0 0 1
description=programmable interval timer
T 300 4750 5 10 0 0 0 0 1
numslots=0
T 300 4350 9 10 1 0 0 0 1
8254

APT Browse - Built by Thomas Orozco.