/usr/include/qt4/Qsci/qscilexerverilog.h is in libqscintilla2-dev 2.9.1+dfsg-4build1.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 | // This defines the interface to the QsciLexerVerilog class.
//
// Copyright (c) 2015 Riverbank Computing Limited <info@riverbankcomputing.com>
//
// This file is part of QScintilla.
//
// This file may be used under the terms of the GNU General Public License
// version 3.0 as published by the Free Software Foundation and appearing in
// the file LICENSE included in the packaging of this file. Please review the
// following information to ensure the GNU General Public License version 3.0
// requirements will be met: http://www.gnu.org/copyleft/gpl.html.
//
// If you do not wish to use this file under the terms of the GPL version 3.0
// then you may purchase a commercial license. For more information contact
// info@riverbankcomputing.com.
//
// This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
// WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
#ifndef QSCILEXERVERILOG_H
#define QSCILEXERVERILOG_H
#ifdef __APPLE__
extern "C++" {
#endif
#include <QObject>
#include <Qsci/qsciglobal.h>
#include <Qsci/qscilexer.h>
//! \brief The QsciLexerVerilog class encapsulates the Scintilla Verilog
//! lexer.
class QSCINTILLA_EXPORT QsciLexerVerilog : public QsciLexer
{
Q_OBJECT
public:
//! This enum defines the meanings of the different styles used by the
//! Verilog lexer.
enum {
//! The default.
Default = 0,
InactiveDefault = Default + 64,
//! A comment.
Comment = 1,
InactiveComment = Comment + 64,
//! A line comment.
CommentLine = 2,
InactiveCommentLine = CommentLine + 64,
//! A bang comment.
CommentBang = 3,
InactiveCommentBang = CommentBang + 64,
//! A number
Number = 4,
InactiveNumber = Number + 64,
//! A keyword.
Keyword = 5,
InactiveKeyword = Keyword + 64,
//! A string.
String = 6,
InactiveString = String + 64,
//! A keyword defined in keyword set number 2. The class must
//! be sub-classed and re-implement keywords() to make use of
//! this style.
KeywordSet2 = 7,
InactiveKeywordSet2 = KeywordSet2 + 64,
//! A system task.
SystemTask = 8,
InactiveSystemTask = SystemTask + 64,
//! A pre-processor block.
Preprocessor = 9,
InactivePreprocessor = Preprocessor + 64,
//! An operator.
Operator = 10,
InactiveOperator = Operator + 64,
//! An identifier.
Identifier = 11,
InactiveIdentifier = Identifier + 64,
//! The end of a line where a string is not closed.
UnclosedString = 12,
InactiveUnclosedString = UnclosedString + 64,
//! A keyword defined in keyword set number 4. The class must
//! be sub-classed and re-implement keywords() to make use of
//! this style. This set is intended to be used for user defined
//! identifiers and tasks.
UserKeywordSet = 19,
InactiveUserKeywordSet = UserKeywordSet + 64,
//! A keyword comment.
CommentKeyword = 20,
InactiveCommentKeyword = CommentKeyword + 64,
//! An input port declaration.
DeclareInputPort = 21,
InactiveDeclareInputPort = DeclareInputPort + 64,
//! An output port declaration.
DeclareOutputPort = 22,
InactiveDeclareOutputPort = DeclareOutputPort + 64,
//! An input/output port declaration.
DeclareInputOutputPort = 23,
InactiveDeclareInputOutputPort = DeclareInputOutputPort + 64,
//! A port connection.
PortConnection = 24,
InactivePortConnection = PortConnection + 64,
};
//! Construct a QsciLexerVerilog with parent \a parent. \a parent is
//! typically the QsciScintilla instance.
QsciLexerVerilog(QObject *parent = 0);
//! Destroys the QsciLexerVerilog instance.
virtual ~QsciLexerVerilog();
//! Returns the name of the language.
const char *language() const;
//! Returns the name of the lexer. Some lexers support a number of
//! languages.
const char *lexer() const;
//! \internal Returns the style used for braces for brace matching.
int braceStyle() const;
//! Returns the string of characters that comprise a word.
const char *wordCharacters() const;
//! Returns the foreground colour of the text for style number \a style.
//!
//! \sa defaultPaper()
QColor defaultColor(int style) const;
//! Returns the end-of-line fill for style number \a style.
bool defaultEolFill(int style) const;
//! Returns the font for style number \a style.
QFont defaultFont(int style) const;
//! Returns the background colour of the text for style number \a style.
//!
//! \sa defaultColor()
QColor defaultPaper(int style) const;
//! Returns the set of keywords for the keyword set \a set recognised
//! by the lexer as a space separated string.
const char *keywords(int set) const;
//! Returns the descriptive name for style number \a style. If the
//! style is invalid for this language then an empty QString is returned.
//! This is intended to be used in user preference dialogs.
QString description(int style) const;
//! Causes all properties to be refreshed by emitting the
//! propertyChanged() signal as required.
void refreshProperties();
//! If \a fold is true then "} else {" lines can be folded. The
//! default is false.
//!
//! \sa foldAtElse()
void setFoldAtElse(bool fold);
//! Returns true if "} else {" lines can be folded.
//!
//! \sa setFoldAtElse()
bool foldAtElse() const {return fold_atelse;}
//! If \a fold is true then multi-line comment blocks can be folded.
//! The default is false.
//!
//! \sa foldComments()
void setFoldComments(bool fold);
//! Returns true if multi-line comment blocks can be folded.
//!
//! \sa setFoldComments()
bool foldComments() const {return fold_comments;}
//! If \a fold is true then trailing blank lines are included in a fold
//! block. The default is true.
//!
//! \sa foldCompact()
void setFoldCompact(bool fold);
//! Returns true if trailing blank lines are included in a fold block.
//!
//! \sa setFoldCompact()
bool foldCompact() const {return fold_compact;};
//! If \a fold is true then preprocessor blocks can be folded. The
//! default is true.
//!
//! \sa foldPreprocessor()
void setFoldPreprocessor(bool fold);
//! Returns true if preprocessor blocks can be folded.
//!
//! \sa setFoldPreprocessor()
bool foldPreprocessor() const {return fold_preproc;};
//! If \a fold is true then modules can be folded. The default is false.
//!
//! \sa foldAtModule()
void setFoldAtModule(bool fold);
//! Returns true if modules can be folded.
//!
//! \sa setFoldAtModule()
bool foldAtModule() const {return fold_atmodule;};
protected:
//! The lexer's properties are read from the settings \a qs. \a prefix
//! (which has a trailing '/') should be used as a prefix to the key of
//! each setting. true is returned if there is no error.
//!
//! \sa writeProperties()
bool readProperties(QSettings &qs,const QString &prefix);
//! The lexer's properties are written to the settings \a qs.
//! \a prefix (which has a trailing '/') should be used as a prefix to
//! the key of each setting. true is returned if there is no error.
//!
//! \sa readProperties()
bool writeProperties(QSettings &qs,const QString &prefix) const;
private:
void setAtElseProp();
void setCommentProp();
void setCompactProp();
void setPreprocProp();
void setAtModuleProp();
bool fold_atelse;
bool fold_comments;
bool fold_compact;
bool fold_preproc;
bool fold_atmodule;
QsciLexerVerilog(const QsciLexerVerilog &);
QsciLexerVerilog &operator=(const QsciLexerVerilog &);
};
#ifdef __APPLE__
}
#endif
#endif
|