/usr/msp430/include/intrinsics.h is in msp430mcu 20120406-2.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 | /* ============================================================================
* Copyright (c) 2011, Peter A. Bigot (pabigot@users.sourceforge.net)
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* * Neither the name of the copyright owner nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ============================================================================
*/
/* Provide declarations for builtins (intrinsics) supported by the
* MSP430 backend for GCC */
#ifndef __MSP430_INTRINSICS_H_
#define __MSP430_INTRINSICS_H_
#if !defined(__ASSEMBLER__)
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
/* Insert a nop instruction */
void __nop (void);
/* Insert a dint instruction. This disables maskable interrupts, such
* as those from peripheral devices (multiplier, UART, I/O ports). */
void __dint (void);
/* Insert an eint instruction. This enables maskable interrupts, such
as those from peripheral devices. */
void __eint (void);
/* Return the current value of the status register (SR) (r2) */
unsigned int __read_status_register (void);
/* The data type used to hold interrupt state */
typedef unsigned int __istate_t;
/* Return the current interrupt state. Note: This returns the entire
* status register, though only the GIE bit of it is related to
* interrupt state. */
__istate_t __get_interrupt_state (void);
/* Write a new value into the status register (SR) (r2) */
void __write_status_register (unsigned int sr);
/* Restore a saved interrupt state. Note: For alleged compatibility
* with CCS and IAR, this restores the whole status register. Be
* aware that LPM and condition code bits will be restored along with
* GIE. The compiler is aware of condition code bits changing and
* should not err in subsequent conditional execution. */
void __set_interrupt_state (__istate_t sv);
/* Return the current value of the stack pointer (SP) (r1) */
void *__read_stack_pointer (void);
/* Write a new value into the stack pointer (SP) (r1) */
void __write_stack_pointer (void *sp);
/* Clear the given bits in the status register (SR) */
void __bic_status_register (unsigned int bits);
/* Set the given bits in the status register (SR) */
void __bis_status_register (unsigned int bits);
/* Within an interrupt handler, clear the given bits in the value of
* SR that will be popped off the stack on return. */
void __bic_status_register_on_exit (unsigned int bits);
/* Within an interrupt handler, set the given bits in the value of SR
* that will be popped off the stack on return */
void __bis_status_register_on_exit (unsigned int bits);
/* GCC built-in to obtain frame address. Parameter indicates nesting
* depth; for non-zero values, null is returned */
void *__builtin_frame_address (unsigned int level);
/* GCC built-in to obtain return address. Parameter indicates nesting
* depth; for non-zero values, null is returned */
void *__builtin_return_address (unsigned int level);
/* Generates code to spin in place for exactly the given number of
* machine cycles. */
void __delay_cycles (unsigned long int delay);
/* Swap the bytes in the given word. I.e., 0x1234 becomes 0x3412. */
unsigned int __swap_bytes (unsigned int v);
/* Retrieve the current value used in __watchdog_clear(). The value
* is -1 if -mdisable-watchdog is in effect. */
unsigned int __get_watchdog_clear_value ();
/* Store a new value to be used in subsequent invocations of
__watchdog_clear(). If -mdisable-watchdog is in effect, no code
is generated. */
void __set_watchdog_clear_value (unsigned int v);
/* Store the current watchdog clear value in the watchdog control
* register. If -mdisable-watchdog is in effect, no code is
* generated. The symbol __WDTCTL must be defined at link time (as is
* normally the case using msp430mcu linker scripts.) */
void __watchdog_clear ();
#ifdef __cplusplus
}
#endif /* __cplusplus */
/* Legacy compatible names */
#define nop() __nop()
#define _NOP() __nop()
#define READ_SP __read_stack_pointer();
#define WRITE_SP(_x) __write_stack_pointer(_x)
#define READ_SR __read_status_register()
#define WRITE_SR(_x) __write_status_register(_x)
#define _BIS_SR(_b) __bis_status_register(_b)
#define _BIC_SR(_b) __bic_status_register(_b)
#define _BIS_SR_IRQ(_b) __bis_status_register_on_exit(_b)
#define _BIC_SR_IRQ(_b) __bic_status_register_on_exit(_b)
/* IAR compatible aliases */
#define __no_operation() __nop()
#define __bic_SR_register(_b) __bic_status_register(_b)
#define __bic_SR_register_on_exit(_b) __bic_status_register_on_exit(_b)
#define __bis_SR_register(_b) __bis_status_register(_b)
#define __bis_SR_register_on_exit(_b) __bis_status_register_on_exit(_b)
#define __enable_interrupt() __eint()
#define __disable_interrupt() __dint()
/* Aliases used in TI example code (CCS? IAR?) */
#define _EINT() __eint()
#define _DINT() __dint()
#endif /* ! __ASSEMBLER__ */
#endif /* __MSP430_INTRINSICS_H_ */
|