/usr/msp430/include/msp430fr5724.h is in msp430mcu 20120406-2.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 | /* ============================================================================ */
/* Copyright (c) 2012, Texas Instruments Incorporated */
/* All rights reserved. */
/* */
/* Redistribution and use in source and binary forms, with or without */
/* modification, are permitted provided that the following conditions */
/* are met: */
/* */
/* * Redistributions of source code must retain the above copyright */
/* notice, this list of conditions and the following disclaimer. */
/* */
/* * Redistributions in binary form must reproduce the above copyright */
/* notice, this list of conditions and the following disclaimer in the */
/* documentation and/or other materials provided with the distribution. */
/* */
/* * Neither the name of Texas Instruments Incorporated nor the names of */
/* its contributors may be used to endorse or promote products derived */
/* from this software without specific prior written permission. */
/* */
/* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" */
/* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, */
/* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR */
/* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR */
/* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, */
/* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, */
/* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; */
/* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, */
/* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR */
/* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
/* ============================================================================ */
/********************************************************************
*
* Standard register and bit definitions for the Texas Instruments
* MSP430 microcontroller.
*
* This file supports assembler and C development for
* MSP430FR5724 devices.
*
* Texas Instruments, Version 1.1
*
* Rev. 1.0, Setup
* Rev. 1.1 Fixed definition of RTCTEV__0000 and RTCTEV__1200
* Removed not availabe bits RTCMODE and RTCSSELx
* Added PxSELC registers
*
*
********************************************************************/
#ifndef __MSP430FR5724
#define __MSP430FR5724
#define __MSP430_HEADER_VERSION__ 1064
#define __MSP430_TI_HEADERS__
#ifdef __cplusplus
extern "C" {
#endif
#include <iomacros.h>
/************************************************************
* STANDARD BITS
************************************************************/
#define BIT0 (0x0001)
#define BIT1 (0x0002)
#define BIT2 (0x0004)
#define BIT3 (0x0008)
#define BIT4 (0x0010)
#define BIT5 (0x0020)
#define BIT6 (0x0040)
#define BIT7 (0x0080)
#define BIT8 (0x0100)
#define BIT9 (0x0200)
#define BITA (0x0400)
#define BITB (0x0800)
#define BITC (0x1000)
#define BITD (0x2000)
#define BITE (0x4000)
#define BITF (0x8000)
/************************************************************
* STATUS REGISTER BITS
************************************************************/
#define C (0x0001)
#define Z (0x0002)
#define N (0x0004)
#define V (0x0100)
#define GIE (0x0008)
#define CPUOFF (0x0010)
#define OSCOFF (0x0020)
#define SCG0 (0x0040)
#define SCG1 (0x0080)
/* Low Power Modes coded with Bits 4-7 in SR */
#ifndef __STDC__ /* Begin #defines for assembler */
#define LPM0 (CPUOFF)
#define LPM1 (SCG0+CPUOFF)
#define LPM2 (SCG1+CPUOFF)
#define LPM3 (SCG1+SCG0+CPUOFF)
#define LPM4 (SCG1+SCG0+OSCOFF+CPUOFF)
/* End #defines for assembler */
#else /* Begin #defines for C */
#define LPM0_bits (CPUOFF)
#define LPM1_bits (SCG0+CPUOFF)
#define LPM2_bits (SCG1+CPUOFF)
#define LPM3_bits (SCG1+SCG0+CPUOFF)
#define LPM4_bits (SCG1+SCG0+OSCOFF+CPUOFF)
#include "in430.h"
#define LPM0 _BIS_SR(LPM0_bits) /* Enter Low Power Mode 0 */
#define LPM0_EXIT _BIC_SR_IRQ(LPM0_bits) /* Exit Low Power Mode 0 */
#define LPM1 _BIS_SR(LPM1_bits) /* Enter Low Power Mode 1 */
#define LPM1_EXIT _BIC_SR_IRQ(LPM1_bits) /* Exit Low Power Mode 1 */
#define LPM2 _BIS_SR(LPM2_bits) /* Enter Low Power Mode 2 */
#define LPM2_EXIT _BIC_SR_IRQ(LPM2_bits) /* Exit Low Power Mode 2 */
#define LPM3 _BIS_SR(LPM3_bits) /* Enter Low Power Mode 3 */
#define LPM3_EXIT _BIC_SR_IRQ(LPM3_bits) /* Exit Low Power Mode 3 */
#define LPM4 _BIS_SR(LPM4_bits) /* Enter Low Power Mode 4 */
#define LPM4_EXIT _BIC_SR_IRQ(LPM4_bits) /* Exit Low Power Mode 4 */
#endif /* End #defines for C */
/************************************************************
* CPU
************************************************************/
#define __MSP430_HAS_MSP430XV2_CPU__ /* Definition to show that it has MSP430XV2 CPU */
/************************************************************
* PERIPHERAL FILE MAP
************************************************************/
/************************************************************
* ADC10_B
************************************************************/
#define __MSP430_HAS_ADC10_B__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_ADC10_B__ 0x0700
#define ADC10CTL0_ 0x0700 /* ADC10 Control 0 */
sfrb(ADC10CTL0_L , ADC10CTL0_);
sfrb(ADC10CTL0_H , ADC10CTL0_+1);
sfrw(ADC10CTL0, ADC10CTL0_);
#define ADC10CTL1_ 0x0702 /* ADC10 Control 1 */
sfrb(ADC10CTL1_L , ADC10CTL1_);
sfrb(ADC10CTL1_H , ADC10CTL1_+1);
sfrw(ADC10CTL1, ADC10CTL1_);
#define ADC10CTL2_ 0x0704 /* ADC10 Control 2 */
sfrb(ADC10CTL2_L , ADC10CTL2_);
sfrb(ADC10CTL2_H , ADC10CTL2_+1);
sfrw(ADC10CTL2, ADC10CTL2_);
#define ADC10LO_ 0x0706 /* ADC10 Window Comparator High Threshold */
sfrb(ADC10LO_L , ADC10LO_);
sfrb(ADC10LO_H , ADC10LO_+1);
sfrw(ADC10LO, ADC10LO_);
#define ADC10HI_ 0x0708 /* ADC10 Window Comparator High Threshold */
sfrb(ADC10HI_L , ADC10HI_);
sfrb(ADC10HI_H , ADC10HI_+1);
sfrw(ADC10HI, ADC10HI_);
#define ADC10MCTL0_ 0x070A /* ADC10 Memory Control 0 */
sfrb(ADC10MCTL0_L , ADC10MCTL0_);
sfrb(ADC10MCTL0_H , ADC10MCTL0_+1);
sfrw(ADC10MCTL0, ADC10MCTL0_);
#define ADC10MEM0_ 0x0712 /* ADC10 Conversion Memory 0 */
sfrb(ADC10MEM0_L , ADC10MEM0_);
sfrb(ADC10MEM0_H , ADC10MEM0_+1);
sfrw(ADC10MEM0, ADC10MEM0_);
#define ADC10IE_ 0x071A /* ADC10 Interrupt Enable */
sfrb(ADC10IE_L , ADC10IE_);
sfrb(ADC10IE_H , ADC10IE_+1);
sfrw(ADC10IE, ADC10IE_);
#define ADC10IFG_ 0x071C /* ADC10 Interrupt Flag */
sfrb(ADC10IFG_L , ADC10IFG_);
sfrb(ADC10IFG_H , ADC10IFG_+1);
sfrw(ADC10IFG, ADC10IFG_);
#define ADC10IV_ 0x071E /* ADC10 Interrupt Vector Word */
sfrb(ADC10IV_L , ADC10IV_);
sfrb(ADC10IV_H , ADC10IV_+1);
sfrw(ADC10IV, ADC10IV_);
/* ADC10CTL0 Control Bits */
#define ADC10SC (0x0001) /* ADC10 Start Conversion */
#define ADC10ENC (0x0002) /* ADC10 Enable Conversion */
#define ADC10ON (0x0010) /* ADC10 On/enable */
#define ADC10MSC (0x0080) /* ADC10 Multiple SampleConversion */
#define ADC10SHT0 (0x0100) /* ADC10 Sample Hold Select Bit: 0 */
#define ADC10SHT1 (0x0200) /* ADC10 Sample Hold Select Bit: 1 */
#define ADC10SHT2 (0x0400) /* ADC10 Sample Hold Select Bit: 2 */
#define ADC10SHT3 (0x0800) /* ADC10 Sample Hold Select Bit: 3 */
/* ADC10CTL0 Control Bits */
#define ADC10SC_L (0x0001) /* ADC10 Start Conversion */
#define ADC10ENC_L (0x0002) /* ADC10 Enable Conversion */
#define ADC10ON_L (0x0010) /* ADC10 On/enable */
#define ADC10MSC_L (0x0080) /* ADC10 Multiple SampleConversion */
/* ADC10CTL0 Control Bits */
#define ADC10SHT0_H (0x0001) /* ADC10 Sample Hold Select Bit: 0 */
#define ADC10SHT1_H (0x0002) /* ADC10 Sample Hold Select Bit: 1 */
#define ADC10SHT2_H (0x0004) /* ADC10 Sample Hold Select Bit: 2 */
#define ADC10SHT3_H (0x0008) /* ADC10 Sample Hold Select Bit: 3 */
#define ADC10SHT_0 (0x0000) /* ADC10 Sample Hold Select 0 */
#define ADC10SHT_1 (0x0100) /* ADC10 Sample Hold Select 1 */
#define ADC10SHT_2 (0x0200) /* ADC10 Sample Hold Select 2 */
#define ADC10SHT_3 (0x0300) /* ADC10 Sample Hold Select 3 */
#define ADC10SHT_4 (0x0400) /* ADC10 Sample Hold Select 4 */
#define ADC10SHT_5 (0x0500) /* ADC10 Sample Hold Select 5 */
#define ADC10SHT_6 (0x0600) /* ADC10 Sample Hold Select 6 */
#define ADC10SHT_7 (0x0700) /* ADC10 Sample Hold Select 7 */
#define ADC10SHT_8 (0x0800) /* ADC10 Sample Hold Select 8 */
#define ADC10SHT_9 (0x0900) /* ADC10 Sample Hold Select 9 */
#define ADC10SHT_10 (0x0A00) /* ADC10 Sample Hold Select 10 */
#define ADC10SHT_11 (0x0B00) /* ADC10 Sample Hold Select 11 */
#define ADC10SHT_12 (0x0C00) /* ADC10 Sample Hold Select 12 */
#define ADC10SHT_13 (0x0D00) /* ADC10 Sample Hold Select 13 */
#define ADC10SHT_14 (0x0E00) /* ADC10 Sample Hold Select 14 */
#define ADC10SHT_15 (0x0F00) /* ADC10 Sample Hold Select 15 */
/* ADC10CTL1 Control Bits */
#define ADC10BUSY (0x0001) /* ADC10 Busy */
#define ADC10CONSEQ0 (0x0002) /* ADC10 Conversion Sequence Select 0 */
#define ADC10CONSEQ1 (0x0004) /* ADC10 Conversion Sequence Select 1 */
#define ADC10SSEL0 (0x0008) /* ADC10 Clock Source Select 0 */
#define ADC10SSEL1 (0x0010) /* ADC10 Clock Source Select 1 */
#define ADC10DIV0 (0x0020) /* ADC10 Clock Divider Select 0 */
#define ADC10DIV1 (0x0040) /* ADC10 Clock Divider Select 1 */
#define ADC10DIV2 (0x0080) /* ADC10 Clock Divider Select 2 */
#define ADC10ISSH (0x0100) /* ADC10 Invert Sample Hold Signal */
#define ADC10SHP (0x0200) /* ADC10 Sample/Hold Pulse Mode */
#define ADC10SHS0 (0x0400) /* ADC10 Sample/Hold Source 0 */
#define ADC10SHS1 (0x0800) /* ADC10 Sample/Hold Source 1 */
/* ADC10CTL1 Control Bits */
#define ADC10BUSY_L (0x0001) /* ADC10 Busy */
#define ADC10CONSEQ0_L (0x0002) /* ADC10 Conversion Sequence Select 0 */
#define ADC10CONSEQ1_L (0x0004) /* ADC10 Conversion Sequence Select 1 */
#define ADC10SSEL0_L (0x0008) /* ADC10 Clock Source Select 0 */
#define ADC10SSEL1_L (0x0010) /* ADC10 Clock Source Select 1 */
#define ADC10DIV0_L (0x0020) /* ADC10 Clock Divider Select 0 */
#define ADC10DIV1_L (0x0040) /* ADC10 Clock Divider Select 1 */
#define ADC10DIV2_L (0x0080) /* ADC10 Clock Divider Select 2 */
/* ADC10CTL1 Control Bits */
#define ADC10ISSH_H (0x0001) /* ADC10 Invert Sample Hold Signal */
#define ADC10SHP_H (0x0002) /* ADC10 Sample/Hold Pulse Mode */
#define ADC10SHS0_H (0x0004) /* ADC10 Sample/Hold Source 0 */
#define ADC10SHS1_H (0x0008) /* ADC10 Sample/Hold Source 1 */
#define ADC10CONSEQ_0 (0x0000) /* ADC10 Conversion Sequence Select: 0 */
#define ADC10CONSEQ_1 (0x0002) /* ADC10 Conversion Sequence Select: 1 */
#define ADC10CONSEQ_2 (0x0004) /* ADC10 Conversion Sequence Select: 2 */
#define ADC10CONSEQ_3 (0x0006) /* ADC10 Conversion Sequence Select: 3 */
#define ADC10SSEL_0 (0x0000) /* ADC10 Clock Source Select: 0 */
#define ADC10SSEL_1 (0x0008) /* ADC10 Clock Source Select: 1 */
#define ADC10SSEL_2 (0x0010) /* ADC10 Clock Source Select: 2 */
#define ADC10SSEL_3 (0x0018) /* ADC10 Clock Source Select: 3 */
#define ADC10DIV_0 (0x0000) /* ADC10 Clock Divider Select: 0 */
#define ADC10DIV_1 (0x0020) /* ADC10 Clock Divider Select: 1 */
#define ADC10DIV_2 (0x0040) /* ADC10 Clock Divider Select: 2 */
#define ADC10DIV_3 (0x0060) /* ADC10 Clock Divider Select: 3 */
#define ADC10DIV_4 (0x0080) /* ADC10 Clock Divider Select: 4 */
#define ADC10DIV_5 (0x00A0) /* ADC10 Clock Divider Select: 5 */
#define ADC10DIV_6 (0x00C0) /* ADC10 Clock Divider Select: 6 */
#define ADC10DIV_7 (0x00E0) /* ADC10 Clock Divider Select: 7 */
#define ADC10SHS_0 (0x0000) /* ADC10 Sample/Hold Source: 0 */
#define ADC10SHS_1 (0x0400) /* ADC10 Sample/Hold Source: 1 */
#define ADC10SHS_2 (0x0800) /* ADC10 Sample/Hold Source: 2 */
#define ADC10SHS_3 (0x0C00) /* ADC10 Sample/Hold Source: 3 */
/* ADC10CTL2 Control Bits */
#define ADC10REFBURST (0x0001) /* ADC10 Reference Burst */
#define ADC10SR (0x0004) /* ADC10 Sampling Rate */
#define ADC10DF (0x0008) /* ADC10 Data Format */
#define ADC10RES (0x0010) /* ADC10 Resolution Bit */
#define ADC10PDIV0 (0x0100) /* ADC10 predivider Bit: 0 */
#define ADC10PDIV1 (0x0200) /* ADC10 predivider Bit: 1 */
/* ADC10CTL2 Control Bits */
#define ADC10REFBURST_L (0x0001) /* ADC10 Reference Burst */
#define ADC10SR_L (0x0004) /* ADC10 Sampling Rate */
#define ADC10DF_L (0x0008) /* ADC10 Data Format */
#define ADC10RES_L (0x0010) /* ADC10 Resolution Bit */
/* ADC10CTL2 Control Bits */
#define ADC10PDIV0_H (0x0001) /* ADC10 predivider Bit: 0 */
#define ADC10PDIV1_H (0x0002) /* ADC10 predivider Bit: 1 */
#define ADC10PDIV_0 (0x0000) /* ADC10 predivider /1 */
#define ADC10PDIV_1 (0x0100) /* ADC10 predivider /2 */
#define ADC10PDIV_2 (0x0200) /* ADC10 predivider /64 */
#define ADC10PDIV_3 (0x0300) /* ADC10 predivider reserved */
#define ADC10PDIV__1 (0x0000) /* ADC10 predivider /1 */
#define ADC10PDIV__4 (0x0100) /* ADC10 predivider /2 */
#define ADC10PDIV__64 (0x0200) /* ADC10 predivider /64 */
/* ADC10MCTL0 Control Bits */
#define ADC10INCH0 (0x0001) /* ADC10 Input Channel Select Bit 0 */
#define ADC10INCH1 (0x0002) /* ADC10 Input Channel Select Bit 1 */
#define ADC10INCH2 (0x0004) /* ADC10 Input Channel Select Bit 2 */
#define ADC10INCH3 (0x0008) /* ADC10 Input Channel Select Bit 3 */
#define ADC10SREF0 (0x0010) /* ADC10 Select Reference Bit 0 */
#define ADC10SREF1 (0x0020) /* ADC10 Select Reference Bit 1 */
#define ADC10SREF2 (0x0040) /* ADC10 Select Reference Bit 2 */
/* ADC10MCTL0 Control Bits */
#define ADC10INCH0_L (0x0001) /* ADC10 Input Channel Select Bit 0 */
#define ADC10INCH1_L (0x0002) /* ADC10 Input Channel Select Bit 1 */
#define ADC10INCH2_L (0x0004) /* ADC10 Input Channel Select Bit 2 */
#define ADC10INCH3_L (0x0008) /* ADC10 Input Channel Select Bit 3 */
#define ADC10SREF0_L (0x0010) /* ADC10 Select Reference Bit 0 */
#define ADC10SREF1_L (0x0020) /* ADC10 Select Reference Bit 1 */
#define ADC10SREF2_L (0x0040) /* ADC10 Select Reference Bit 2 */
/* ADC10MCTL0 Control Bits */
#define ADC10INCH_0 (0) /* ADC10 Input Channel 0 */
#define ADC10INCH_1 (1) /* ADC10 Input Channel 1 */
#define ADC10INCH_2 (2) /* ADC10 Input Channel 2 */
#define ADC10INCH_3 (3) /* ADC10 Input Channel 3 */
#define ADC10INCH_4 (4) /* ADC10 Input Channel 4 */
#define ADC10INCH_5 (5) /* ADC10 Input Channel 5 */
#define ADC10INCH_6 (6) /* ADC10 Input Channel 6 */
#define ADC10INCH_7 (7) /* ADC10 Input Channel 7 */
#define ADC10INCH_8 (8) /* ADC10 Input Channel 8 */
#define ADC10INCH_9 (9) /* ADC10 Input Channel 9 */
#define ADC10INCH_10 (10) /* ADC10 Input Channel 10 */
#define ADC10INCH_11 (11) /* ADC10 Input Channel 11 */
#define ADC10INCH_12 (12) /* ADC10 Input Channel 12 */
#define ADC10INCH_13 (13) /* ADC10 Input Channel 13 */
#define ADC10INCH_14 (14) /* ADC10 Input Channel 14 */
#define ADC10INCH_15 (15) /* ADC10 Input Channel 15 */
#define ADC10SREF_0 (0x0000) /* ADC10 Select Reference 0 */
#define ADC10SREF_1 (0x0010) /* ADC10 Select Reference 1 */
#define ADC10SREF_2 (0x0020) /* ADC10 Select Reference 2 */
#define ADC10SREF_3 (0x0030) /* ADC10 Select Reference 3 */
#define ADC10SREF_4 (0x0040) /* ADC10 Select Reference 4 */
#define ADC10SREF_5 (0x0050) /* ADC10 Select Reference 5 */
#define ADC10SREF_6 (0x0060) /* ADC10 Select Reference 6 */
#define ADC10SREF_7 (0x0070) /* ADC10 Select Reference 7 */
/* ADC10IE Interrupt Enable Bits */
#define ADC10IE0 (0x0001) /* ADC10_A Interrupt enable */
#define ADC10INIE (0x0002) /* ADC10_A Interrupt enable for the inside of window of the Window comparator */
#define ADC10LOIE (0x0004) /* ADC10_A Interrupt enable for lower threshold of the Window comparator */
#define ADC10HIIE (0x0008) /* ADC10_A Interrupt enable for upper threshold of the Window comparator */
#define ADC10OVIE (0x0010) /* ADC10_A ADC10MEM overflow Interrupt enable */
#define ADC10TOVIE (0x0020) /* ADC10_A conversion-time-overflow Interrupt enable */
/* ADC10IE Interrupt Enable Bits */
#define ADC10IE0_L (0x0001) /* ADC10_A Interrupt enable */
#define ADC10INIE_L (0x0002) /* ADC10_A Interrupt enable for the inside of window of the Window comparator */
#define ADC10LOIE_L (0x0004) /* ADC10_A Interrupt enable for lower threshold of the Window comparator */
#define ADC10HIIE_L (0x0008) /* ADC10_A Interrupt enable for upper threshold of the Window comparator */
#define ADC10OVIE_L (0x0010) /* ADC10_A ADC10MEM overflow Interrupt enable */
#define ADC10TOVIE_L (0x0020) /* ADC10_A conversion-time-overflow Interrupt enable */
/* ADC10IE Interrupt Enable Bits */
/* ADC10IFG Interrupt Flag Bits */
#define ADC10IFG0 (0x0001) /* ADC10_A Interrupt Flag */
#define ADC10INIFG (0x0002) /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */
#define ADC10LOIFG (0x0004) /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */
#define ADC10HIIFG (0x0008) /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */
#define ADC10OVIFG (0x0010) /* ADC10_A ADC10MEM overflow Interrupt Flag */
#define ADC10TOVIFG (0x0020) /* ADC10_A conversion-time-overflow Interrupt Flag */
/* ADC10IFG Interrupt Flag Bits */
#define ADC10IFG0_L (0x0001) /* ADC10_A Interrupt Flag */
#define ADC10INIFG_L (0x0002) /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */
#define ADC10LOIFG_L (0x0004) /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */
#define ADC10HIIFG_L (0x0008) /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */
#define ADC10OVIFG_L (0x0010) /* ADC10_A ADC10MEM overflow Interrupt Flag */
#define ADC10TOVIFG_L (0x0020) /* ADC10_A conversion-time-overflow Interrupt Flag */
/* ADC10IFG Interrupt Flag Bits */
/* ADC10IV Definitions */
#define ADC10IV_NONE (0x0000) /* No Interrupt pending */
#define ADC10IV_ADC10OVIFG (0x0002) /* ADC10OVIFG */
#define ADC10IV_ADC10TOVIFG (0x0004) /* ADC10TOVIFG */
#define ADC10IV_ADC10HIIFG (0x0006) /* ADC10HIIFG */
#define ADC10IV_ADC10LOIFG (0x0008) /* ADC10LOIFG */
#define ADC10IV_ADC10INIFG (0x000A) /* ADC10INIFG */
#define ADC10IV_ADC10IFG (0x000C) /* ADC10IFG */
/************************************************************
* CLOCK SYSTEM
************************************************************/
#define __MSP430_HAS_CS__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_CS__ 0x0160
#define CSCTL0_ 0x0160 /* CS Control Register 0 */
sfrb(CSCTL0_L , CSCTL0_);
sfrb(CSCTL0_H , CSCTL0_+1);
sfrw(CSCTL0, CSCTL0_);
#define CSCTL1_ 0x0162 /* CS Control Register 1 */
sfrb(CSCTL1_L , CSCTL1_);
sfrb(CSCTL1_H , CSCTL1_+1);
sfrw(CSCTL1, CSCTL1_);
#define CSCTL2_ 0x0164 /* CS Control Register 2 */
sfrb(CSCTL2_L , CSCTL2_);
sfrb(CSCTL2_H , CSCTL2_+1);
sfrw(CSCTL2, CSCTL2_);
#define CSCTL3_ 0x0166 /* CS Control Register 3 */
sfrb(CSCTL3_L , CSCTL3_);
sfrb(CSCTL3_H , CSCTL3_+1);
sfrw(CSCTL3, CSCTL3_);
#define CSCTL4_ 0x0168 /* CS Control Register 4 */
sfrb(CSCTL4_L , CSCTL4_);
sfrb(CSCTL4_H , CSCTL4_+1);
sfrw(CSCTL4, CSCTL4_);
#define CSCTL5_ 0x016A /* CS Control Register 5 */
sfrb(CSCTL5_L , CSCTL5_);
sfrb(CSCTL5_H , CSCTL5_+1);
sfrw(CSCTL5, CSCTL5_);
#define CSCTL6_ 0x016C /* CS Control Register 6 */
sfrb(CSCTL6_L , CSCTL6_);
sfrb(CSCTL6_H , CSCTL6_+1);
sfrw(CSCTL6, CSCTL6_);
/* CSCTL0 Control Bits */
/* CSCTL0 Control Bits */
/* CSCTL0 Control Bits */
#define CSKEY (0xA500) /* CS Password */
/* CSCTL1 Control Bits */
#define DCOFSEL0 (0x0002) /* DCO frequency select Bit: 0 */
#define DCOFSEL1 (0x0004) /* DCO frequency select Bit: 1 */
#define DCORSEL (0x0080) /* DCO range select. */
/* CSCTL1 Control Bits */
#define DCOFSEL0_L (0x0002) /* DCO frequency select Bit: 0 */
#define DCOFSEL1_L (0x0004) /* DCO frequency select Bit: 1 */
#define DCORSEL_L (0x0080) /* DCO range select. */
/* CSCTL1 Control Bits */
#define DCOFSEL_0 (0x0000) /* DCO frequency select: 0 */
#define DCOFSEL_1 (0x0002) /* DCO frequency select: 1 */
#define DCOFSEL_2 (0x0004) /* DCO frequency select: 2 */
#define DCOFSEL_3 (0x0006) /* DCO frequency select: 3 */
/* CSCTL2 Control Bits */
#define SELM0 (0x0001) /* MCLK Source Select Bit: 0 */
#define SELM1 (0x0002) /* MCLK Source Select Bit: 1 */
#define SELM2 (0x0004) /* MCLK Source Select Bit: 2 */
//#define RESERVED (0x0004) /* RESERVED */
//#define RESERVED (0x0008) /* RESERVED */
#define SELS0 (0x0010) /* SMCLK Source Select Bit: 0 */
#define SELS1 (0x0020) /* SMCLK Source Select Bit: 1 */
#define SELS2 (0x0040) /* SMCLK Source Select Bit: 2 */
//#define RESERVED (0x0040) /* RESERVED */
//#define RESERVED (0x0080) /* RESERVED */
#define SELA0 (0x0100) /* ACLK Source Select Bit: 0 */
#define SELA1 (0x0200) /* ACLK Source Select Bit: 1 */
#define SELA2 (0x0400) /* ACLK Source Select Bit: 2 */
//#define RESERVED (0x0400) /* RESERVED */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x1000) /* RESERVED */
//#define RESERVED (0x2000) /* RESERVED */
//#define RESERVED (0x4000) /* RESERVED */
//#define RESERVED (0x8000) /* RESERVED */
/* CSCTL2 Control Bits */
#define SELM0_L (0x0001) /* MCLK Source Select Bit: 0 */
#define SELM1_L (0x0002) /* MCLK Source Select Bit: 1 */
#define SELM2_L (0x0004) /* MCLK Source Select Bit: 2 */
//#define RESERVED (0x0004) /* RESERVED */
//#define RESERVED (0x0008) /* RESERVED */
#define SELS0_L (0x0010) /* SMCLK Source Select Bit: 0 */
#define SELS1_L (0x0020) /* SMCLK Source Select Bit: 1 */
#define SELS2_L (0x0040) /* SMCLK Source Select Bit: 2 */
//#define RESERVED (0x0040) /* RESERVED */
//#define RESERVED (0x0080) /* RESERVED */
//#define RESERVED (0x0400) /* RESERVED */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x1000) /* RESERVED */
//#define RESERVED (0x2000) /* RESERVED */
//#define RESERVED (0x4000) /* RESERVED */
//#define RESERVED (0x8000) /* RESERVED */
/* CSCTL2 Control Bits */
//#define RESERVED (0x0004) /* RESERVED */
//#define RESERVED (0x0008) /* RESERVED */
//#define RESERVED (0x0040) /* RESERVED */
//#define RESERVED (0x0080) /* RESERVED */
#define SELA0_H (0x0001) /* ACLK Source Select Bit: 0 */
#define SELA1_H (0x0002) /* ACLK Source Select Bit: 1 */
#define SELA2_H (0x0004) /* ACLK Source Select Bit: 2 */
//#define RESERVED (0x0400) /* RESERVED */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x1000) /* RESERVED */
//#define RESERVED (0x2000) /* RESERVED */
//#define RESERVED (0x4000) /* RESERVED */
//#define RESERVED (0x8000) /* RESERVED */
#define SELM_0 (0x0000) /* MCLK Source Select 0 */
#define SELM_1 (0x0001) /* MCLK Source Select 1 */
#define SELM_2 (0x0002) /* MCLK Source Select 2 */
#define SELM_3 (0x0003) /* MCLK Source Select 3 */
#define SELM_4 (0x0004) /* MCLK Source Select 4 */
#define SELM_5 (0x0005) /* MCLK Source Select 5 */
#define SELM_6 (0x0006) /* MCLK Source Select 6 */
#define SELM_7 (0x0007) /* MCLK Source Select 7 */
#define SELM__XT1CLK (0x0000) /* MCLK Source Select XT1CLK */
#define SELM__VLOCLK (0x0001) /* MCLK Source Select VLOCLK */
#define SELM__DCOCLK (0x0003) /* MCLK Source Select DCOCLK */
#define SELM__XT2CLK (0x0005) /* MCLK Source Select XT2CLK */
#define SELS_0 (0x0000) /* SMCLK Source Select 0 */
#define SELS_1 (0x0010) /* SMCLK Source Select 1 */
#define SELS_2 (0x0020) /* SMCLK Source Select 2 */
#define SELS_3 (0x0030) /* SMCLK Source Select 3 */
#define SELS_4 (0x0040) /* SMCLK Source Select 4 */
#define SELS_5 (0x0050) /* SMCLK Source Select 5 */
#define SELS_6 (0x0060) /* SMCLK Source Select 6 */
#define SELS_7 (0x0070) /* SMCLK Source Select 7 */
#define SELS__XT1CLK (0x0000) /* SMCLK Source Select XT1CLK */
#define SELS__VLOCLK (0x0010) /* SMCLK Source Select VLOCLK */
#define SELS__DCOCLK (0x0030) /* SMCLK Source Select DCOCLK */
#define SELS__XT2CLK (0x0050) /* SMCLK Source Select XT2CLK */
#define SELA_0 (0x0000) /* ACLK Source Select 0 */
#define SELA_1 (0x0100) /* ACLK Source Select 1 */
#define SELA_2 (0x0200) /* ACLK Source Select 2 */
#define SELA_3 (0x0300) /* ACLK Source Select 3 */
#define SELA_4 (0x0400) /* ACLK Source Select 4 */
#define SELA_5 (0x0500) /* ACLK Source Select 5 */
#define SELA_6 (0x0600) /* ACLK Source Select 6 */
#define SELA_7 (0x0700) /* ACLK Source Select 7 */
#define SELA__XT1CLK (0x0000) /* ACLK Source Select XT1CLK */
#define SELA__VLOCLK (0x0100) /* ACLK Source Select VLOCLK */
#define SELA__DCOCLK (0x0300) /* ACLK Source Select DCOCLK */
#define SELA__XT2CLK (0x0500) /* ACLK Source Select XT2CLK */
/* CSCTL3 Control Bits */
#define DIVM0 (0x0001) /* MCLK Divider Bit: 0 */
#define DIVM1 (0x0002) /* MCLK Divider Bit: 1 */
#define DIVM2 (0x0004) /* MCLK Divider Bit: 2 */
//#define RESERVED (0x0004) /* RESERVED */
//#define RESERVED (0x0008) /* RESERVED */
#define DIVS0 (0x0010) /* SMCLK Divider Bit: 0 */
#define DIVS1 (0x0020) /* SMCLK Divider Bit: 1 */
#define DIVS2 (0x0040) /* SMCLK Divider Bit: 2 */
//#define RESERVED (0x0040) /* RESERVED */
//#define RESERVED (0x0080) /* RESERVED */
#define DIVA0 (0x0100) /* ACLK Divider Bit: 0 */
#define DIVA1 (0x0200) /* ACLK Divider Bit: 1 */
#define DIVA2 (0x0400) /* ACLK Divider Bit: 2 */
//#define RESERVED (0x0400) /* RESERVED */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x1000) /* RESERVED */
//#define RESERVED (0x2000) /* RESERVED */
//#define RESERVED (0x4000) /* RESERVED */
//#define RESERVED (0x8000) /* RESERVED */
/* CSCTL3 Control Bits */
#define DIVM0_L (0x0001) /* MCLK Divider Bit: 0 */
#define DIVM1_L (0x0002) /* MCLK Divider Bit: 1 */
#define DIVM2_L (0x0004) /* MCLK Divider Bit: 2 */
//#define RESERVED (0x0004) /* RESERVED */
//#define RESERVED (0x0008) /* RESERVED */
#define DIVS0_L (0x0010) /* SMCLK Divider Bit: 0 */
#define DIVS1_L (0x0020) /* SMCLK Divider Bit: 1 */
#define DIVS2_L (0x0040) /* SMCLK Divider Bit: 2 */
//#define RESERVED (0x0040) /* RESERVED */
//#define RESERVED (0x0080) /* RESERVED */
//#define RESERVED (0x0400) /* RESERVED */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x1000) /* RESERVED */
//#define RESERVED (0x2000) /* RESERVED */
//#define RESERVED (0x4000) /* RESERVED */
//#define RESERVED (0x8000) /* RESERVED */
/* CSCTL3 Control Bits */
//#define RESERVED (0x0004) /* RESERVED */
//#define RESERVED (0x0008) /* RESERVED */
//#define RESERVED (0x0040) /* RESERVED */
//#define RESERVED (0x0080) /* RESERVED */
#define DIVA0_H (0x0001) /* ACLK Divider Bit: 0 */
#define DIVA1_H (0x0002) /* ACLK Divider Bit: 1 */
#define DIVA2_H (0x0004) /* ACLK Divider Bit: 2 */
//#define RESERVED (0x0400) /* RESERVED */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x1000) /* RESERVED */
//#define RESERVED (0x2000) /* RESERVED */
//#define RESERVED (0x4000) /* RESERVED */
//#define RESERVED (0x8000) /* RESERVED */
#define DIVM_0 (0x0000) /* MCLK Source Divider 0 */
#define DIVM_1 (0x0001) /* MCLK Source Divider 1 */
#define DIVM_2 (0x0002) /* MCLK Source Divider 2 */
#define DIVM_3 (0x0003) /* MCLK Source Divider 3 */
#define DIVM_4 (0x0004) /* MCLK Source Divider 4 */
#define DIVM_5 (0x0005) /* MCLK Source Divider 5 */
#define DIVM__1 (0x0000) /* MCLK Source Divider f(MCLK)/1 */
#define DIVM__2 (0x0001) /* MCLK Source Divider f(MCLK)/2 */
#define DIVM__4 (0x0002) /* MCLK Source Divider f(MCLK)/4 */
#define DIVM__8 (0x0003) /* MCLK Source Divider f(MCLK)/8 */
#define DIVM__16 (0x0004) /* MCLK Source Divider f(MCLK)/16 */
#define DIVM__32 (0x0005) /* MCLK Source Divider f(MCLK)/32 */
#define DIVS_0 (0x0000) /* SMCLK Source Divider 0 */
#define DIVS_1 (0x0010) /* SMCLK Source Divider 1 */
#define DIVS_2 (0x0020) /* SMCLK Source Divider 2 */
#define DIVS_3 (0x0030) /* SMCLK Source Divider 3 */
#define DIVS_4 (0x0040) /* SMCLK Source Divider 4 */
#define DIVS_5 (0x0050) /* SMCLK Source Divider 5 */
#define DIVS__1 (0x0000) /* SMCLK Source Divider f(SMCLK)/1 */
#define DIVS__2 (0x0010) /* SMCLK Source Divider f(SMCLK)/2 */
#define DIVS__4 (0x0020) /* SMCLK Source Divider f(SMCLK)/4 */
#define DIVS__8 (0x0030) /* SMCLK Source Divider f(SMCLK)/8 */
#define DIVS__16 (0x0040) /* SMCLK Source Divider f(SMCLK)/16 */
#define DIVS__32 (0x0050) /* SMCLK Source Divider f(SMCLK)/32 */
#define DIVA_0 (0x0000) /* ACLK Source Divider 0 */
#define DIVA_1 (0x0100) /* ACLK Source Divider 1 */
#define DIVA_2 (0x0200) /* ACLK Source Divider 2 */
#define DIVA_3 (0x0300) /* ACLK Source Divider 3 */
#define DIVA_4 (0x0400) /* ACLK Source Divider 4 */
#define DIVA_5 (0x0500) /* ACLK Source Divider 5 */
#define DIVA__1 (0x0000) /* ACLK Source Divider f(ACLK)/1 */
#define DIVA__2 (0x0100) /* ACLK Source Divider f(ACLK)/2 */
#define DIVA__4 (0x0200) /* ACLK Source Divider f(ACLK)/4 */
#define DIVA__8 (0x0300) /* ACLK Source Divider f(ACLK)/8 */
#define DIVA__16 (0x0400) /* ACLK Source Divider f(ACLK)/16 */
#define DIVA__32 (0x0500) /* ACLK Source Divider f(ACLK)/32 */
/* CSCTL4 Control Bits */
#define XT1OFF (0x0001) /* High Frequency Oscillator 1 (XT1) disable */
#define SMCLKOFF (0x0002) /* SMCLK Off */
#define XT1BYPASS (0x0010) /* XT1 bypass mode : 0: internal 1:sourced from external pin */
#define XTS (0x0020) /* 1: Selects high-freq. oscillator */
#define XT1DRIVE0 (0x0040) /* XT1 Drive Level mode Bit 0 */
#define XT1DRIVE1 (0x0080) /* XT1 Drive Level mode Bit 1 */
#define XT2OFF (0x0100) /* High Frequency Oscillator 2 (XT2) disable */
#define XT2BYPASS (0x1000) /* XT2 bypass mode : 0: internal 1:sourced from external pin */
#define XT2DRIVE0 (0x4000) /* XT2 Drive Level mode Bit 0 */
#define XT2DRIVE1 (0x8000) /* XT2 Drive Level mode Bit 1 */
/* CSCTL4 Control Bits */
#define XT1OFF_L (0x0001) /* High Frequency Oscillator 1 (XT1) disable */
#define SMCLKOFF_L (0x0002) /* SMCLK Off */
#define XT1BYPASS_L (0x0010) /* XT1 bypass mode : 0: internal 1:sourced from external pin */
#define XTS_L (0x0020) /* 1: Selects high-freq. oscillator */
#define XT1DRIVE0_L (0x0040) /* XT1 Drive Level mode Bit 0 */
#define XT1DRIVE1_L (0x0080) /* XT1 Drive Level mode Bit 1 */
/* CSCTL4 Control Bits */
#define XT2OFF_H (0x0001) /* High Frequency Oscillator 2 (XT2) disable */
#define XT2BYPASS_H (0x0010) /* XT2 bypass mode : 0: internal 1:sourced from external pin */
#define XT2DRIVE0_H (0x0040) /* XT2 Drive Level mode Bit 0 */
#define XT2DRIVE1_H (0x0080) /* XT2 Drive Level mode Bit 1 */
#define XT1DRIVE_0 (0x0000) /* XT1 Drive Level mode: 0 */
#define XT1DRIVE_1 (0x0040) /* XT1 Drive Level mode: 1 */
#define XT1DRIVE_2 (0x0080) /* XT1 Drive Level mode: 2 */
#define XT1DRIVE_3 (0x00C0) /* XT1 Drive Level mode: 3 */
#define XT2DRIVE_0 (0x0000) /* XT2 Drive Level mode: 0 */
#define XT2DRIVE_1 (0x4000) /* XT2 Drive Level mode: 1 */
#define XT2DRIVE_2 (0x8000) /* XT2 Drive Level mode: 2 */
#define XT2DRIVE_3 (0xC000) /* XT2 Drive Level mode: 3 */
/* CSCTL5 Control Bits */
#define XT1OFFG (0x0001) /* XT1 Low Frequency Oscillator Fault Flag */
#define XT2OFFG (0x0002) /* High Frequency Oscillator 2 Fault Flag */
#define ENSTFCNT1 (0x0040) /* Enable start counter for XT1 */
#define ENSTFCNT2 (0x0080) /* Enable start counter for XT2 */
/* CSCTL5 Control Bits */
#define XT1OFFG_L (0x0001) /* XT1 Low Frequency Oscillator Fault Flag */
#define XT2OFFG_L (0x0002) /* High Frequency Oscillator 2 Fault Flag */
#define ENSTFCNT1_L (0x0040) /* Enable start counter for XT1 */
#define ENSTFCNT2_L (0x0080) /* Enable start counter for XT2 */
/* CSCTL5 Control Bits */
/* CSCTL6 Control Bits */
#define ACLKREQEN (0x0001) /* ACLK Clock Request Enable */
#define MCLKREQEN (0x0002) /* MCLK Clock Request Enable */
#define SMCLKREQEN (0x0004) /* SMCLK Clock Request Enable */
#define MODCLKREQEN (0x0008) /* MODOSC Clock Request Enable */
/* CSCTL6 Control Bits */
#define ACLKREQEN_L (0x0001) /* ACLK Clock Request Enable */
#define MCLKREQEN_L (0x0002) /* MCLK Clock Request Enable */
#define SMCLKREQEN_L (0x0004) /* SMCLK Clock Request Enable */
#define MODCLKREQEN_L (0x0008) /* MODOSC Clock Request Enable */
/* CSCTL6 Control Bits */
/************************************************************
* Comparator D
************************************************************/
#define __MSP430_HAS_COMPD__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_COMPD__ 0x08C0
#define CDCTL0_ 0x08C0 /* Comparator D Control Register 0 */
sfrb(CDCTL0_L , CDCTL0_);
sfrb(CDCTL0_H , CDCTL0_+1);
sfrw(CDCTL0, CDCTL0_);
#define CDCTL1_ 0x08C2 /* Comparator D Control Register 1 */
sfrb(CDCTL1_L , CDCTL1_);
sfrb(CDCTL1_H , CDCTL1_+1);
sfrw(CDCTL1, CDCTL1_);
#define CDCTL2_ 0x08C4 /* Comparator D Control Register 2 */
sfrb(CDCTL2_L , CDCTL2_);
sfrb(CDCTL2_H , CDCTL2_+1);
sfrw(CDCTL2, CDCTL2_);
#define CDCTL3_ 0x08C6 /* Comparator D Control Register 3 */
sfrb(CDCTL3_L , CDCTL3_);
sfrb(CDCTL3_H , CDCTL3_+1);
sfrw(CDCTL3, CDCTL3_);
#define CDINT_ 0x08CC /* Comparator D Interrupt Register */
sfrb(CDINT_L , CDINT_);
sfrb(CDINT_H , CDINT_+1);
sfrw(CDINT, CDINT_);
#define CDIV_ 0x08CE /* Comparator D Interrupt Vector Word */
const_sfrb(CDIV_L , CDIV_);
const_sfrb(CDIV_H , CDIV_+1);
const_sfrw(CDIV, CDIV_);
/* CDCTL0 Control Bits */
#define CDIPSEL0 (0x0001) /* Comp. D Pos. Channel Input Select 0 */
#define CDIPSEL1 (0x0002) /* Comp. D Pos. Channel Input Select 1 */
#define CDIPSEL2 (0x0004) /* Comp. D Pos. Channel Input Select 2 */
#define CDIPSEL3 (0x0008) /* Comp. D Pos. Channel Input Select 3 */
//#define RESERVED (0x0010) /* Comp. D */
//#define RESERVED (0x0020) /* Comp. D */
//#define RESERVED (0x0040) /* Comp. D */
#define CDIPEN (0x0080) /* Comp. D Pos. Channel Input Enable */
#define CDIMSEL0 (0x0100) /* Comp. D Neg. Channel Input Select 0 */
#define CDIMSEL1 (0x0200) /* Comp. D Neg. Channel Input Select 1 */
#define CDIMSEL2 (0x0400) /* Comp. D Neg. Channel Input Select 2 */
#define CDIMSEL3 (0x0800) /* Comp. D Neg. Channel Input Select 3 */
//#define RESERVED (0x1000) /* Comp. D */
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
#define CDIMEN (0x8000) /* Comp. D Neg. Channel Input Enable */
/* CDCTL0 Control Bits */
#define CDIPSEL0_L (0x0001) /* Comp. D Pos. Channel Input Select 0 */
#define CDIPSEL1_L (0x0002) /* Comp. D Pos. Channel Input Select 1 */
#define CDIPSEL2_L (0x0004) /* Comp. D Pos. Channel Input Select 2 */
#define CDIPSEL3_L (0x0008) /* Comp. D Pos. Channel Input Select 3 */
//#define RESERVED (0x0010) /* Comp. D */
//#define RESERVED (0x0020) /* Comp. D */
//#define RESERVED (0x0040) /* Comp. D */
#define CDIPEN_L (0x0080) /* Comp. D Pos. Channel Input Enable */
//#define RESERVED (0x1000) /* Comp. D */
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
/* CDCTL0 Control Bits */
//#define RESERVED (0x0010) /* Comp. D */
//#define RESERVED (0x0020) /* Comp. D */
//#define RESERVED (0x0040) /* Comp. D */
#define CDIMSEL0_H (0x0001) /* Comp. D Neg. Channel Input Select 0 */
#define CDIMSEL1_H (0x0002) /* Comp. D Neg. Channel Input Select 1 */
#define CDIMSEL2_H (0x0004) /* Comp. D Neg. Channel Input Select 2 */
#define CDIMSEL3_H (0x0008) /* Comp. D Neg. Channel Input Select 3 */
//#define RESERVED (0x1000) /* Comp. D */
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
#define CDIMEN_H (0x0080) /* Comp. D Neg. Channel Input Enable */
#define CDIPSEL_0 (0x0000) /* Comp. D V+ terminal Input Select: Channel 0 */
#define CDIPSEL_1 (0x0001) /* Comp. D V+ terminal Input Select: Channel 1 */
#define CDIPSEL_2 (0x0002) /* Comp. D V+ terminal Input Select: Channel 2 */
#define CDIPSEL_3 (0x0003) /* Comp. D V+ terminal Input Select: Channel 3 */
#define CDIPSEL_4 (0x0004) /* Comp. D V+ terminal Input Select: Channel 4 */
#define CDIPSEL_5 (0x0005) /* Comp. D V+ terminal Input Select: Channel 5 */
#define CDIPSEL_6 (0x0006) /* Comp. D V+ terminal Input Select: Channel 6 */
#define CDIPSEL_7 (0x0007) /* Comp. D V+ terminal Input Select: Channel 7 */
#define CDIPSEL_8 (0x0008) /* Comp. D V+ terminal Input Select: Channel 8 */
#define CDIPSEL_9 (0x0009) /* Comp. D V+ terminal Input Select: Channel 9 */
#define CDIPSEL_10 (0x000A) /* Comp. D V+ terminal Input Select: Channel 10 */
#define CDIPSEL_11 (0x000B) /* Comp. D V+ terminal Input Select: Channel 11 */
#define CDIPSEL_12 (0x000C) /* Comp. D V+ terminal Input Select: Channel 12 */
#define CDIPSEL_13 (0x000D) /* Comp. D V+ terminal Input Select: Channel 13 */
#define CDIPSEL_14 (0x000E) /* Comp. D V+ terminal Input Select: Channel 14 */
#define CDIPSEL_15 (0x000F) /* Comp. D V+ terminal Input Select: Channel 15 */
#define CDIMSEL_0 (0x0000) /* Comp. D V- Terminal Input Select: Channel 0 */
#define CDIMSEL_1 (0x0100) /* Comp. D V- Terminal Input Select: Channel 1 */
#define CDIMSEL_2 (0x0200) /* Comp. D V- Terminal Input Select: Channel 2 */
#define CDIMSEL_3 (0x0300) /* Comp. D V- Terminal Input Select: Channel 3 */
#define CDIMSEL_4 (0x0400) /* Comp. D V- Terminal Input Select: Channel 4 */
#define CDIMSEL_5 (0x0500) /* Comp. D V- Terminal Input Select: Channel 5 */
#define CDIMSEL_6 (0x0600) /* Comp. D V- Terminal Input Select: Channel 6 */
#define CDIMSEL_7 (0x0700) /* Comp. D V- Terminal Input Select: Channel 7 */
#define CDIMSEL_8 (0x0800) /* Comp. D V- terminal Input Select: Channel 8 */
#define CDIMSEL_9 (0x0900) /* Comp. D V- terminal Input Select: Channel 9 */
#define CDIMSEL_10 (0x0A00) /* Comp. D V- terminal Input Select: Channel 10 */
#define CDIMSEL_11 (0x0B00) /* Comp. D V- terminal Input Select: Channel 11 */
#define CDIMSEL_12 (0x0C00) /* Comp. D V- terminal Input Select: Channel 12 */
#define CDIMSEL_13 (0x0D00) /* Comp. D V- terminal Input Select: Channel 13 */
#define CDIMSEL_14 (0x0E00) /* Comp. D V- terminal Input Select: Channel 14 */
#define CDIMSEL_15 (0x0F00) /* Comp. D V- terminal Input Select: Channel 15 */
/* CDCTL1 Control Bits */
#define CDOUT (0x0001) /* Comp. D Output */
#define CDOUTPOL (0x0002) /* Comp. D Output Polarity */
#define CDF (0x0004) /* Comp. D Enable Output Filter */
#define CDIES (0x0008) /* Comp. D Interrupt Edge Select */
#define CDSHORT (0x0010) /* Comp. D Input Short */
#define CDEX (0x0020) /* Comp. D Exchange Inputs */
#define CDFDLY0 (0x0040) /* Comp. D Filter delay Bit 0 */
#define CDFDLY1 (0x0080) /* Comp. D Filter delay Bit 1 */
//#define RESERVED (0x0100) /* Comp. D */
//#define RESERVED (0x0200) /* Comp. D */
#define CDON (0x0400) /* Comp. D enable */
#define CDMRVL (0x0800) /* Comp. D CDMRV Level */
#define CDMRVS (0x1000) /* Comp. D Output selects between VREF0 or VREF1*/
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
//#define RESERVED (0x8000) /* Comp. D */
/* CDCTL1 Control Bits */
#define CDOUT_L (0x0001) /* Comp. D Output */
#define CDOUTPOL_L (0x0002) /* Comp. D Output Polarity */
#define CDF_L (0x0004) /* Comp. D Enable Output Filter */
#define CDIES_L (0x0008) /* Comp. D Interrupt Edge Select */
#define CDSHORT_L (0x0010) /* Comp. D Input Short */
#define CDEX_L (0x0020) /* Comp. D Exchange Inputs */
#define CDFDLY0_L (0x0040) /* Comp. D Filter delay Bit 0 */
#define CDFDLY1_L (0x0080) /* Comp. D Filter delay Bit 1 */
//#define RESERVED (0x0100) /* Comp. D */
//#define RESERVED (0x0200) /* Comp. D */
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
//#define RESERVED (0x8000) /* Comp. D */
/* CDCTL1 Control Bits */
//#define RESERVED (0x0100) /* Comp. D */
//#define RESERVED (0x0200) /* Comp. D */
#define CDON_H (0x0004) /* Comp. D enable */
#define CDMRVL_H (0x0008) /* Comp. D CDMRV Level */
#define CDMRVS_H (0x0010) /* Comp. D Output selects between VREF0 or VREF1*/
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
//#define RESERVED (0x8000) /* Comp. D */
#define CDFDLY_0 (0x0000) /* Comp. D Filter delay 0 : 450ns */
#define CDFDLY_1 (0x0040) /* Comp. D Filter delay 1 : 900ns */
#define CDFDLY_2 (0x0080) /* Comp. D Filter delay 2 : 1800ns */
#define CDFDLY_3 (0x00C0) /* Comp. D Filter delay 3 : 3600ns */
/* CDCTL2 Control Bits */
#define CDREF00 (0x0001) /* Comp. D Reference 0 Resistor Select Bit : 0 */
#define CDREF01 (0x0002) /* Comp. D Reference 0 Resistor Select Bit : 1 */
#define CDREF02 (0x0004) /* Comp. D Reference 0 Resistor Select Bit : 2 */
#define CDREF03 (0x0008) /* Comp. D Reference 0 Resistor Select Bit : 3 */
#define CDREF04 (0x0010) /* Comp. D Reference 0 Resistor Select Bit : 4 */
#define CDRSEL (0x0020) /* Comp. D Reference select */
#define CDRS0 (0x0040) /* Comp. D Reference Source Bit : 0 */
#define CDRS1 (0x0080) /* Comp. D Reference Source Bit : 1 */
#define CDREF10 (0x0100) /* Comp. D Reference 1 Resistor Select Bit : 0 */
#define CDREF11 (0x0200) /* Comp. D Reference 1 Resistor Select Bit : 1 */
#define CDREF12 (0x0400) /* Comp. D Reference 1 Resistor Select Bit : 2 */
#define CDREF13 (0x0800) /* Comp. D Reference 1 Resistor Select Bit : 3 */
#define CDREF14 (0x1000) /* Comp. D Reference 1 Resistor Select Bit : 4 */
#define CDREFL0 (0x2000) /* Comp. D Reference voltage level Bit : 0 */
#define CDREFL1 (0x4000) /* Comp. D Reference voltage level Bit : 1 */
#define CDREFACC (0x8000) /* Comp. D Reference Accuracy */
/* CDCTL2 Control Bits */
#define CDREF00_L (0x0001) /* Comp. D Reference 0 Resistor Select Bit : 0 */
#define CDREF01_L (0x0002) /* Comp. D Reference 0 Resistor Select Bit : 1 */
#define CDREF02_L (0x0004) /* Comp. D Reference 0 Resistor Select Bit : 2 */
#define CDREF03_L (0x0008) /* Comp. D Reference 0 Resistor Select Bit : 3 */
#define CDREF04_L (0x0010) /* Comp. D Reference 0 Resistor Select Bit : 4 */
#define CDRSEL_L (0x0020) /* Comp. D Reference select */
#define CDRS0_L (0x0040) /* Comp. D Reference Source Bit : 0 */
#define CDRS1_L (0x0080) /* Comp. D Reference Source Bit : 1 */
/* CDCTL2 Control Bits */
#define CDREF10_H (0x0001) /* Comp. D Reference 1 Resistor Select Bit : 0 */
#define CDREF11_H (0x0002) /* Comp. D Reference 1 Resistor Select Bit : 1 */
#define CDREF12_H (0x0004) /* Comp. D Reference 1 Resistor Select Bit : 2 */
#define CDREF13_H (0x0008) /* Comp. D Reference 1 Resistor Select Bit : 3 */
#define CDREF14_H (0x0010) /* Comp. D Reference 1 Resistor Select Bit : 4 */
#define CDREFL0_H (0x0020) /* Comp. D Reference voltage level Bit : 0 */
#define CDREFL1_H (0x0040) /* Comp. D Reference voltage level Bit : 1 */
#define CDREFACC_H (0x0080) /* Comp. D Reference Accuracy */
#define CDREF0_0 (0x0000) /* Comp. D Int. Ref.0 Select 0 : 1/32 */
#define CDREF0_1 (0x0001) /* Comp. D Int. Ref.0 Select 1 : 2/32 */
#define CDREF0_2 (0x0002) /* Comp. D Int. Ref.0 Select 2 : 3/32 */
#define CDREF0_3 (0x0003) /* Comp. D Int. Ref.0 Select 3 : 4/32 */
#define CDREF0_4 (0x0004) /* Comp. D Int. Ref.0 Select 4 : 5/32 */
#define CDREF0_5 (0x0005) /* Comp. D Int. Ref.0 Select 5 : 6/32 */
#define CDREF0_6 (0x0006) /* Comp. D Int. Ref.0 Select 6 : 7/32 */
#define CDREF0_7 (0x0007) /* Comp. D Int. Ref.0 Select 7 : 8/32 */
#define CDREF0_8 (0x0008) /* Comp. D Int. Ref.0 Select 0 : 9/32 */
#define CDREF0_9 (0x0009) /* Comp. D Int. Ref.0 Select 1 : 10/32 */
#define CDREF0_10 (0x000A) /* Comp. D Int. Ref.0 Select 2 : 11/32 */
#define CDREF0_11 (0x000B) /* Comp. D Int. Ref.0 Select 3 : 12/32 */
#define CDREF0_12 (0x000C) /* Comp. D Int. Ref.0 Select 4 : 13/32 */
#define CDREF0_13 (0x000D) /* Comp. D Int. Ref.0 Select 5 : 14/32 */
#define CDREF0_14 (0x000E) /* Comp. D Int. Ref.0 Select 6 : 15/32 */
#define CDREF0_15 (0x000F) /* Comp. D Int. Ref.0 Select 7 : 16/32 */
#define CDREF0_16 (0x0010) /* Comp. D Int. Ref.0 Select 0 : 17/32 */
#define CDREF0_17 (0x0011) /* Comp. D Int. Ref.0 Select 1 : 18/32 */
#define CDREF0_18 (0x0012) /* Comp. D Int. Ref.0 Select 2 : 19/32 */
#define CDREF0_19 (0x0013) /* Comp. D Int. Ref.0 Select 3 : 20/32 */
#define CDREF0_20 (0x0014) /* Comp. D Int. Ref.0 Select 4 : 21/32 */
#define CDREF0_21 (0x0015) /* Comp. D Int. Ref.0 Select 5 : 22/32 */
#define CDREF0_22 (0x0016) /* Comp. D Int. Ref.0 Select 6 : 23/32 */
#define CDREF0_23 (0x0017) /* Comp. D Int. Ref.0 Select 7 : 24/32 */
#define CDREF0_24 (0x0018) /* Comp. D Int. Ref.0 Select 0 : 25/32 */
#define CDREF0_25 (0x0019) /* Comp. D Int. Ref.0 Select 1 : 26/32 */
#define CDREF0_26 (0x001A) /* Comp. D Int. Ref.0 Select 2 : 27/32 */
#define CDREF0_27 (0x001B) /* Comp. D Int. Ref.0 Select 3 : 28/32 */
#define CDREF0_28 (0x001C) /* Comp. D Int. Ref.0 Select 4 : 29/32 */
#define CDREF0_29 (0x001D) /* Comp. D Int. Ref.0 Select 5 : 30/32 */
#define CDREF0_30 (0x001E) /* Comp. D Int. Ref.0 Select 6 : 31/32 */
#define CDREF0_31 (0x001F) /* Comp. D Int. Ref.0 Select 7 : 32/32 */
#define CDRS_0 (0x0000) /* Comp. D Reference Source 0 : Off */
#define CDRS_1 (0x0040) /* Comp. D Reference Source 1 : Vcc */
#define CDRS_2 (0x0080) /* Comp. D Reference Source 2 : Shared Ref. */
#define CDRS_3 (0x00C0) /* Comp. D Reference Source 3 : Shared Ref. / Off */
#define CDREF1_0 (0x0000) /* Comp. D Int. Ref.1 Select 0 : 1/32 */
#define CDREF1_1 (0x0100) /* Comp. D Int. Ref.1 Select 1 : 2/32 */
#define CDREF1_2 (0x0200) /* Comp. D Int. Ref.1 Select 2 : 3/32 */
#define CDREF1_3 (0x0300) /* Comp. D Int. Ref.1 Select 3 : 4/32 */
#define CDREF1_4 (0x0400) /* Comp. D Int. Ref.1 Select 4 : 5/32 */
#define CDREF1_5 (0x0500) /* Comp. D Int. Ref.1 Select 5 : 6/32 */
#define CDREF1_6 (0x0600) /* Comp. D Int. Ref.1 Select 6 : 7/32 */
#define CDREF1_7 (0x0700) /* Comp. D Int. Ref.1 Select 7 : 8/32 */
#define CDREF1_8 (0x0800) /* Comp. D Int. Ref.1 Select 0 : 9/32 */
#define CDREF1_9 (0x0900) /* Comp. D Int. Ref.1 Select 1 : 10/32 */
#define CDREF1_10 (0x0A00) /* Comp. D Int. Ref.1 Select 2 : 11/32 */
#define CDREF1_11 (0x0B00) /* Comp. D Int. Ref.1 Select 3 : 12/32 */
#define CDREF1_12 (0x0C00) /* Comp. D Int. Ref.1 Select 4 : 13/32 */
#define CDREF1_13 (0x0D00) /* Comp. D Int. Ref.1 Select 5 : 14/32 */
#define CDREF1_14 (0x0E00) /* Comp. D Int. Ref.1 Select 6 : 15/32 */
#define CDREF1_15 (0x0F00) /* Comp. D Int. Ref.1 Select 7 : 16/32 */
#define CDREF1_16 (0x1000) /* Comp. D Int. Ref.1 Select 0 : 17/32 */
#define CDREF1_17 (0x1100) /* Comp. D Int. Ref.1 Select 1 : 18/32 */
#define CDREF1_18 (0x1200) /* Comp. D Int. Ref.1 Select 2 : 19/32 */
#define CDREF1_19 (0x1300) /* Comp. D Int. Ref.1 Select 3 : 20/32 */
#define CDREF1_20 (0x1400) /* Comp. D Int. Ref.1 Select 4 : 21/32 */
#define CDREF1_21 (0x1500) /* Comp. D Int. Ref.1 Select 5 : 22/32 */
#define CDREF1_22 (0x1600) /* Comp. D Int. Ref.1 Select 6 : 23/32 */
#define CDREF1_23 (0x1700) /* Comp. D Int. Ref.1 Select 7 : 24/32 */
#define CDREF1_24 (0x1800) /* Comp. D Int. Ref.1 Select 0 : 25/32 */
#define CDREF1_25 (0x1900) /* Comp. D Int. Ref.1 Select 1 : 26/32 */
#define CDREF1_26 (0x1A00) /* Comp. D Int. Ref.1 Select 2 : 27/32 */
#define CDREF1_27 (0x1B00) /* Comp. D Int. Ref.1 Select 3 : 28/32 */
#define CDREF1_28 (0x1C00) /* Comp. D Int. Ref.1 Select 4 : 29/32 */
#define CDREF1_29 (0x1D00) /* Comp. D Int. Ref.1 Select 5 : 30/32 */
#define CDREF1_30 (0x1E00) /* Comp. D Int. Ref.1 Select 6 : 31/32 */
#define CDREF1_31 (0x1F00) /* Comp. D Int. Ref.1 Select 7 : 32/32 */
#define CDREFL_0 (0x0000) /* Comp. D Reference voltage level 0 : None */
#define CDREFL_1 (0x2000) /* Comp. D Reference voltage level 1 : 1.5V */
#define CDREFL_2 (0x4000) /* Comp. D Reference voltage level 2 : 2.0V */
#define CDREFL_3 (0x6000) /* Comp. D Reference voltage level 3 : 2.5V */
#define CDPD0 (0x0001) /* Comp. D Disable Input Buffer of Port Register .0 */
#define CDPD1 (0x0002) /* Comp. D Disable Input Buffer of Port Register .1 */
#define CDPD2 (0x0004) /* Comp. D Disable Input Buffer of Port Register .2 */
#define CDPD3 (0x0008) /* Comp. D Disable Input Buffer of Port Register .3 */
#define CDPD4 (0x0010) /* Comp. D Disable Input Buffer of Port Register .4 */
#define CDPD5 (0x0020) /* Comp. D Disable Input Buffer of Port Register .5 */
#define CDPD6 (0x0040) /* Comp. D Disable Input Buffer of Port Register .6 */
#define CDPD7 (0x0080) /* Comp. D Disable Input Buffer of Port Register .7 */
#define CDPD8 (0x0100) /* Comp. D Disable Input Buffer of Port Register .8 */
#define CDPD9 (0x0200) /* Comp. D Disable Input Buffer of Port Register .9 */
#define CDPD10 (0x0400) /* Comp. D Disable Input Buffer of Port Register .10 */
#define CDPD11 (0x0800) /* Comp. D Disable Input Buffer of Port Register .11 */
#define CDPD12 (0x1000) /* Comp. D Disable Input Buffer of Port Register .12 */
#define CDPD13 (0x2000) /* Comp. D Disable Input Buffer of Port Register .13 */
#define CDPD14 (0x4000) /* Comp. D Disable Input Buffer of Port Register .14 */
#define CDPD15 (0x8000) /* Comp. D Disable Input Buffer of Port Register .15 */
#define CDPD0_L (0x0001) /* Comp. D Disable Input Buffer of Port Register .0 */
#define CDPD1_L (0x0002) /* Comp. D Disable Input Buffer of Port Register .1 */
#define CDPD2_L (0x0004) /* Comp. D Disable Input Buffer of Port Register .2 */
#define CDPD3_L (0x0008) /* Comp. D Disable Input Buffer of Port Register .3 */
#define CDPD4_L (0x0010) /* Comp. D Disable Input Buffer of Port Register .4 */
#define CDPD5_L (0x0020) /* Comp. D Disable Input Buffer of Port Register .5 */
#define CDPD6_L (0x0040) /* Comp. D Disable Input Buffer of Port Register .6 */
#define CDPD7_L (0x0080) /* Comp. D Disable Input Buffer of Port Register .7 */
#define CDPD8_H (0x0001) /* Comp. D Disable Input Buffer of Port Register .8 */
#define CDPD9_H (0x0002) /* Comp. D Disable Input Buffer of Port Register .9 */
#define CDPD10_H (0x0004) /* Comp. D Disable Input Buffer of Port Register .10 */
#define CDPD11_H (0x0008) /* Comp. D Disable Input Buffer of Port Register .11 */
#define CDPD12_H (0x0010) /* Comp. D Disable Input Buffer of Port Register .12 */
#define CDPD13_H (0x0020) /* Comp. D Disable Input Buffer of Port Register .13 */
#define CDPD14_H (0x0040) /* Comp. D Disable Input Buffer of Port Register .14 */
#define CDPD15_H (0x0080) /* Comp. D Disable Input Buffer of Port Register .15 */
/* CDINT Control Bits */
#define CDIFG (0x0001) /* Comp. D Interrupt Flag */
#define CDIIFG (0x0002) /* Comp. D Interrupt Flag Inverted Polarity */
//#define RESERVED (0x0004) /* Comp. D */
//#define RESERVED (0x0008) /* Comp. D */
//#define RESERVED (0x0010) /* Comp. D */
//#define RESERVED (0x0020) /* Comp. D */
//#define RESERVED (0x0040) /* Comp. D */
//#define RESERVED (0x0080) /* Comp. D */
#define CDIE (0x0100) /* Comp. D Interrupt Enable */
#define CDIIE (0x0200) /* Comp. D Interrupt Enable Inverted Polarity */
//#define RESERVED (0x0400) /* Comp. D */
//#define RESERVED (0x0800) /* Comp. D */
//#define RESERVED (0x1000) /* Comp. D */
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
//#define RESERVED (0x8000) /* Comp. D */
/* CDINT Control Bits */
#define CDIFG_L (0x0001) /* Comp. D Interrupt Flag */
#define CDIIFG_L (0x0002) /* Comp. D Interrupt Flag Inverted Polarity */
//#define RESERVED (0x0004) /* Comp. D */
//#define RESERVED (0x0008) /* Comp. D */
//#define RESERVED (0x0010) /* Comp. D */
//#define RESERVED (0x0020) /* Comp. D */
//#define RESERVED (0x0040) /* Comp. D */
//#define RESERVED (0x0080) /* Comp. D */
//#define RESERVED (0x0400) /* Comp. D */
//#define RESERVED (0x0800) /* Comp. D */
//#define RESERVED (0x1000) /* Comp. D */
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
//#define RESERVED (0x8000) /* Comp. D */
/* CDINT Control Bits */
//#define RESERVED (0x0004) /* Comp. D */
//#define RESERVED (0x0008) /* Comp. D */
//#define RESERVED (0x0010) /* Comp. D */
//#define RESERVED (0x0020) /* Comp. D */
//#define RESERVED (0x0040) /* Comp. D */
//#define RESERVED (0x0080) /* Comp. D */
#define CDIE_H (0x0001) /* Comp. D Interrupt Enable */
#define CDIIE_H (0x0002) /* Comp. D Interrupt Enable Inverted Polarity */
//#define RESERVED (0x0400) /* Comp. D */
//#define RESERVED (0x0800) /* Comp. D */
//#define RESERVED (0x1000) /* Comp. D */
//#define RESERVED (0x2000) /* Comp. D */
//#define RESERVED (0x4000) /* Comp. D */
//#define RESERVED (0x8000) /* Comp. D */
/* CDIV Definitions */
#define CDIV_NONE (0x0000) /* No Interrupt pending */
#define CDIV_CDIFG (0x0002) /* CDIFG */
#define CDIV_CDIIFG (0x0004) /* CDIIFG */
/*************************************************************
* CRC Module
*************************************************************/
#define __MSP430_HAS_CRC__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_CRC__ 0x0150
#define CRCDI_ 0x0150 /* CRC Data In Register */
sfrb(CRCDI_L , CRCDI_);
sfrb(CRCDI_H , CRCDI_+1);
sfrw(CRCDI, CRCDI_);
#define CRCDIRB_ 0x0152 /* CRC data in reverse byte Register */
sfrb(CRCDIRB_L , CRCDIRB_);
sfrb(CRCDIRB_H , CRCDIRB_+1);
sfrw(CRCDIRB, CRCDIRB_);
#define CRCINIRES_ 0x0154 /* CRC Initialisation Register and Result Register */
sfrb(CRCINIRES_L , CRCINIRES_);
sfrb(CRCINIRES_H , CRCINIRES_+1);
sfrw(CRCINIRES, CRCINIRES_);
#define CRCRESR_ 0x0156 /* CRC reverse result Register */
sfrb(CRCRESR_L , CRCRESR_);
sfrb(CRCRESR_H , CRCRESR_+1);
sfrw(CRCRESR, CRCRESR_);
/************************************************************
* DMA_X
************************************************************/
#define __MSP430_HAS_DMAX_3__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_DMAX_3__ 0x0500
#define DMACTL0_ 0x0500 /* DMA Module Control 0 */
sfrb(DMACTL0_L , DMACTL0_);
sfrb(DMACTL0_H , DMACTL0_+1);
sfrw(DMACTL0, DMACTL0_);
#define DMACTL1_ 0x0502 /* DMA Module Control 1 */
sfrb(DMACTL1_L , DMACTL1_);
sfrb(DMACTL1_H , DMACTL1_+1);
sfrw(DMACTL1, DMACTL1_);
#define DMACTL2_ 0x0504 /* DMA Module Control 2 */
sfrb(DMACTL2_L , DMACTL2_);
sfrb(DMACTL2_H , DMACTL2_+1);
sfrw(DMACTL2, DMACTL2_);
#define DMACTL3_ 0x0506 /* DMA Module Control 3 */
sfrb(DMACTL3_L , DMACTL3_);
sfrb(DMACTL3_H , DMACTL3_+1);
sfrw(DMACTL3, DMACTL3_);
#define DMACTL4_ 0x0508 /* DMA Module Control 4 */
sfrb(DMACTL4_L , DMACTL4_);
sfrb(DMACTL4_H , DMACTL4_+1);
sfrw(DMACTL4, DMACTL4_);
#define DMAIV_ 0x050E /* DMA Interrupt Vector Word */
sfrb(DMAIV_L , DMAIV_);
sfrb(DMAIV_H , DMAIV_+1);
sfrw(DMAIV, DMAIV_);
#define DMA0CTL_ 0x0510 /* DMA Channel 0 Control */
sfrb(DMA0CTL_L , DMA0CTL_);
sfrb(DMA0CTL_H , DMA0CTL_+1);
sfrw(DMA0CTL, DMA0CTL_);
#define DMA0SA_ 0x0512 /* DMA Channel 0 Source Address */
sfra(DMA0SA, DMA0SA_);
#define DMA0DA_ 0x0516 /* DMA Channel 0 Destination Address */
sfra(DMA0DA, DMA0DA_);
#define DMA0SZ_ 0x051A /* DMA Channel 0 Transfer Size */
sfrw(DMA0SZ, DMA0SZ_);
#define DMA1CTL_ 0x0520 /* DMA Channel 1 Control */
sfrb(DMA1CTL_L , DMA1CTL_);
sfrb(DMA1CTL_H , DMA1CTL_+1);
sfrw(DMA1CTL, DMA1CTL_);
#define DMA1SA_ 0x0522 /* DMA Channel 1 Source Address */
sfra(DMA1SA, DMA1SA_);
#define DMA1DA_ 0x0526 /* DMA Channel 1 Destination Address */
sfra(DMA1DA, DMA1DA_);
#define DMA1SZ_ 0x052A /* DMA Channel 1 Transfer Size */
sfrw(DMA1SZ, DMA1SZ_);
#define DMA2CTL_ 0x0530 /* DMA Channel 2 Control */
sfrb(DMA2CTL_L , DMA2CTL_);
sfrb(DMA2CTL_H , DMA2CTL_+1);
sfrw(DMA2CTL, DMA2CTL_);
#define DMA2SA_ 0x0532 /* DMA Channel 2 Source Address */
sfra(DMA2SA, DMA2SA_);
#define DMA2DA_ 0x0536 /* DMA Channel 2 Destination Address */
sfra(DMA2DA, DMA2DA_);
#define DMA2SZ_ 0x053A /* DMA Channel 2 Transfer Size */
sfrw(DMA2SZ, DMA2SZ_);
/* DMACTL0 Control Bits */
#define DMA0TSEL0 (0x0001) /* DMA channel 0 transfer select bit 0 */
#define DMA0TSEL1 (0x0002) /* DMA channel 0 transfer select bit 1 */
#define DMA0TSEL2 (0x0004) /* DMA channel 0 transfer select bit 2 */
#define DMA0TSEL3 (0x0008) /* DMA channel 0 transfer select bit 3 */
#define DMA0TSEL4 (0x0010) /* DMA channel 0 transfer select bit 4 */
#define DMA1TSEL0 (0x0100) /* DMA channel 1 transfer select bit 0 */
#define DMA1TSEL1 (0x0200) /* DMA channel 1 transfer select bit 1 */
#define DMA1TSEL2 (0x0400) /* DMA channel 1 transfer select bit 2 */
#define DMA1TSEL3 (0x0800) /* DMA channel 1 transfer select bit 3 */
#define DMA1TSEL4 (0x1000) /* DMA channel 1 transfer select bit 4 */
/* DMACTL0 Control Bits */
#define DMA0TSEL0_L (0x0001) /* DMA channel 0 transfer select bit 0 */
#define DMA0TSEL1_L (0x0002) /* DMA channel 0 transfer select bit 1 */
#define DMA0TSEL2_L (0x0004) /* DMA channel 0 transfer select bit 2 */
#define DMA0TSEL3_L (0x0008) /* DMA channel 0 transfer select bit 3 */
#define DMA0TSEL4_L (0x0010) /* DMA channel 0 transfer select bit 4 */
/* DMACTL0 Control Bits */
#define DMA1TSEL0_H (0x0001) /* DMA channel 1 transfer select bit 0 */
#define DMA1TSEL1_H (0x0002) /* DMA channel 1 transfer select bit 1 */
#define DMA1TSEL2_H (0x0004) /* DMA channel 1 transfer select bit 2 */
#define DMA1TSEL3_H (0x0008) /* DMA channel 1 transfer select bit 3 */
#define DMA1TSEL4_H (0x0010) /* DMA channel 1 transfer select bit 4 */
/* DMACTL01 Control Bits */
#define DMA2TSEL0 (0x0001) /* DMA channel 2 transfer select bit 0 */
#define DMA2TSEL1 (0x0002) /* DMA channel 2 transfer select bit 1 */
#define DMA2TSEL2 (0x0004) /* DMA channel 2 transfer select bit 2 */
#define DMA2TSEL3 (0x0008) /* DMA channel 2 transfer select bit 3 */
#define DMA2TSEL4 (0x0010) /* DMA channel 2 transfer select bit 4 */
/* DMACTL01 Control Bits */
#define DMA2TSEL0_L (0x0001) /* DMA channel 2 transfer select bit 0 */
#define DMA2TSEL1_L (0x0002) /* DMA channel 2 transfer select bit 1 */
#define DMA2TSEL2_L (0x0004) /* DMA channel 2 transfer select bit 2 */
#define DMA2TSEL3_L (0x0008) /* DMA channel 2 transfer select bit 3 */
#define DMA2TSEL4_L (0x0010) /* DMA channel 2 transfer select bit 4 */
/* DMACTL01 Control Bits */
/* DMACTL4 Control Bits */
#define ENNMI (0x0001) /* Enable NMI interruption of DMA */
#define ROUNDROBIN (0x0002) /* Round-Robin DMA channel priorities */
#define DMARMWDIS (0x0004) /* Inhibited DMA transfers during read-modify-write CPU operations */
/* DMACTL4 Control Bits */
#define ENNMI_L (0x0001) /* Enable NMI interruption of DMA */
#define ROUNDROBIN_L (0x0002) /* Round-Robin DMA channel priorities */
#define DMARMWDIS_L (0x0004) /* Inhibited DMA transfers during read-modify-write CPU operations */
/* DMACTL4 Control Bits */
/* DMAxCTL Control Bits */
#define DMAREQ (0x0001) /* Initiate DMA transfer with DMATSEL */
#define DMAABORT (0x0002) /* DMA transfer aborted by NMI */
#define DMAIE (0x0004) /* DMA interrupt enable */
#define DMAIFG (0x0008) /* DMA interrupt flag */
#define DMAEN (0x0010) /* DMA enable */
#define DMALEVEL (0x0020) /* DMA level sensitive trigger select */
#define DMASRCBYTE (0x0040) /* DMA source byte */
#define DMADSTBYTE (0x0080) /* DMA destination byte */
#define DMASRCINCR0 (0x0100) /* DMA source increment bit 0 */
#define DMASRCINCR1 (0x0200) /* DMA source increment bit 1 */
#define DMADSTINCR0 (0x0400) /* DMA destination increment bit 0 */
#define DMADSTINCR1 (0x0800) /* DMA destination increment bit 1 */
#define DMADT0 (0x1000) /* DMA transfer mode bit 0 */
#define DMADT1 (0x2000) /* DMA transfer mode bit 1 */
#define DMADT2 (0x4000) /* DMA transfer mode bit 2 */
/* DMAxCTL Control Bits */
#define DMAREQ_L (0x0001) /* Initiate DMA transfer with DMATSEL */
#define DMAABORT_L (0x0002) /* DMA transfer aborted by NMI */
#define DMAIE_L (0x0004) /* DMA interrupt enable */
#define DMAIFG_L (0x0008) /* DMA interrupt flag */
#define DMAEN_L (0x0010) /* DMA enable */
#define DMALEVEL_L (0x0020) /* DMA level sensitive trigger select */
#define DMASRCBYTE_L (0x0040) /* DMA source byte */
#define DMADSTBYTE_L (0x0080) /* DMA destination byte */
/* DMAxCTL Control Bits */
#define DMASRCINCR0_H (0x0001) /* DMA source increment bit 0 */
#define DMASRCINCR1_H (0x0002) /* DMA source increment bit 1 */
#define DMADSTINCR0_H (0x0004) /* DMA destination increment bit 0 */
#define DMADSTINCR1_H (0x0008) /* DMA destination increment bit 1 */
#define DMADT0_H (0x0010) /* DMA transfer mode bit 0 */
#define DMADT1_H (0x0020) /* DMA transfer mode bit 1 */
#define DMADT2_H (0x0040) /* DMA transfer mode bit 2 */
#define DMASWDW (0x0000) /* DMA transfer: source word to destination word */
#define DMASBDW (0x0040) /* DMA transfer: source byte to destination word */
#define DMASWDB (0x0080) /* DMA transfer: source word to destination byte */
#define DMASBDB (0x00C0) /* DMA transfer: source byte to destination byte */
#define DMASRCINCR_0 (0x0000) /* DMA source increment 0: source address unchanged */
#define DMASRCINCR_1 (0x0100) /* DMA source increment 1: source address unchanged */
#define DMASRCINCR_2 (0x0200) /* DMA source increment 2: source address decremented */
#define DMASRCINCR_3 (0x0300) /* DMA source increment 3: source address incremented */
#define DMADSTINCR_0 (0x0000) /* DMA destination increment 0: destination address unchanged */
#define DMADSTINCR_1 (0x0400) /* DMA destination increment 1: destination address unchanged */
#define DMADSTINCR_2 (0x0800) /* DMA destination increment 2: destination address decremented */
#define DMADSTINCR_3 (0x0C00) /* DMA destination increment 3: destination address incremented */
#define DMADT_0 (0x0000) /* DMA transfer mode 0: Single transfer */
#define DMADT_1 (0x1000) /* DMA transfer mode 1: Block transfer */
#define DMADT_2 (0x2000) /* DMA transfer mode 2: Burst-Block transfer */
#define DMADT_3 (0x3000) /* DMA transfer mode 3: Burst-Block transfer */
#define DMADT_4 (0x4000) /* DMA transfer mode 4: Repeated Single transfer */
#define DMADT_5 (0x5000) /* DMA transfer mode 5: Repeated Block transfer */
#define DMADT_6 (0x6000) /* DMA transfer mode 6: Repeated Burst-Block transfer */
#define DMADT_7 (0x7000) /* DMA transfer mode 7: Repeated Burst-Block transfer */
/* DMAIV Definitions */
#define DMAIV_NONE (0x0000) /* No Interrupt pending */
#define DMAIV_DMA0IFG (0x0002) /* DMA0IFG*/
#define DMAIV_DMA1IFG (0x0004) /* DMA1IFG*/
#define DMAIV_DMA2IFG (0x0006) /* DMA2IFG*/
#define DMA0TSEL_0 (0x0000) /* DMA channel 0 transfer select 0: DMA_REQ (sw) */
#define DMA0TSEL_1 (0x0001) /* DMA channel 0 transfer select 1: */
#define DMA0TSEL_2 (0x0002) /* DMA channel 0 transfer select 2: */
#define DMA0TSEL_3 (0x0003) /* DMA channel 0 transfer select 3: */
#define DMA0TSEL_4 (0x0004) /* DMA channel 0 transfer select 4: */
#define DMA0TSEL_5 (0x0005) /* DMA channel 0 transfer select 5: */
#define DMA0TSEL_6 (0x0006) /* DMA channel 0 transfer select 6: */
#define DMA0TSEL_7 (0x0007) /* DMA channel 0 transfer select 7: */
#define DMA0TSEL_8 (0x0008) /* DMA channel 0 transfer select 8: */
#define DMA0TSEL_9 (0x0009) /* DMA channel 0 transfer select 9: */
#define DMA0TSEL_10 (0x000A) /* DMA channel 0 transfer select 10: */
#define DMA0TSEL_11 (0x000B) /* DMA channel 0 transfer select 11: */
#define DMA0TSEL_12 (0x000C) /* DMA channel 0 transfer select 12: */
#define DMA0TSEL_13 (0x000D) /* DMA channel 0 transfer select 13: */
#define DMA0TSEL_14 (0x000E) /* DMA channel 0 transfer select 14: */
#define DMA0TSEL_15 (0x000F) /* DMA channel 0 transfer select 15: */
#define DMA0TSEL_16 (0x0010) /* DMA channel 0 transfer select 16: */
#define DMA0TSEL_17 (0x0011) /* DMA channel 0 transfer select 17: */
#define DMA0TSEL_18 (0x0012) /* DMA channel 0 transfer select 18: */
#define DMA0TSEL_19 (0x0013) /* DMA channel 0 transfer select 19: */
#define DMA0TSEL_20 (0x0014) /* DMA channel 0 transfer select 20: */
#define DMA0TSEL_21 (0x0015) /* DMA channel 0 transfer select 21: */
#define DMA0TSEL_22 (0x0016) /* DMA channel 0 transfer select 22: */
#define DMA0TSEL_23 (0x0017) /* DMA channel 0 transfer select 23: */
#define DMA0TSEL_24 (0x0018) /* DMA channel 0 transfer select 24: */
#define DMA0TSEL_25 (0x0019) /* DMA channel 0 transfer select 25: */
#define DMA0TSEL_26 (0x001A) /* DMA channel 0 transfer select 26: */
#define DMA0TSEL_27 (0x001B) /* DMA channel 0 transfer select 27: */
#define DMA0TSEL_28 (0x001C) /* DMA channel 0 transfer select 28: */
#define DMA0TSEL_29 (0x001D) /* DMA channel 0 transfer select 29: */
#define DMA0TSEL_30 (0x001E) /* DMA channel 0 transfer select 30: previous DMA channel DMA2IFG */
#define DMA0TSEL_31 (0x001F) /* DMA channel 0 transfer select 31: ext. Trigger (DMAE0) */
#define DMA1TSEL_0 (0x0000) /* DMA channel 1 transfer select 0: DMA_REQ (sw) */
#define DMA1TSEL_1 (0x0100) /* DMA channel 1 transfer select 1: */
#define DMA1TSEL_2 (0x0200) /* DMA channel 1 transfer select 2: */
#define DMA1TSEL_3 (0x0300) /* DMA channel 1 transfer select 3: */
#define DMA1TSEL_4 (0x0400) /* DMA channel 1 transfer select 4: */
#define DMA1TSEL_5 (0x0500) /* DMA channel 1 transfer select 5: */
#define DMA1TSEL_6 (0x0600) /* DMA channel 1 transfer select 6: */
#define DMA1TSEL_7 (0x0700) /* DMA channel 1 transfer select 7: */
#define DMA1TSEL_8 (0x0800) /* DMA channel 1 transfer select 8: */
#define DMA1TSEL_9 (0x0900) /* DMA channel 1 transfer select 9: */
#define DMA1TSEL_10 (0x0A00) /* DMA channel 1 transfer select 10: */
#define DMA1TSEL_11 (0x0B00) /* DMA channel 1 transfer select 11: */
#define DMA1TSEL_12 (0x0C00) /* DMA channel 1 transfer select 12: */
#define DMA1TSEL_13 (0x0D00) /* DMA channel 1 transfer select 13: */
#define DMA1TSEL_14 (0x0E00) /* DMA channel 1 transfer select 14: */
#define DMA1TSEL_15 (0x0F00) /* DMA channel 1 transfer select 15: */
#define DMA1TSEL_16 (0x1000) /* DMA channel 1 transfer select 16: */
#define DMA1TSEL_17 (0x1100) /* DMA channel 1 transfer select 17: */
#define DMA1TSEL_18 (0x1200) /* DMA channel 1 transfer select 18: */
#define DMA1TSEL_19 (0x1300) /* DMA channel 1 transfer select 19: */
#define DMA1TSEL_20 (0x1400) /* DMA channel 1 transfer select 20: */
#define DMA1TSEL_21 (0x1500) /* DMA channel 1 transfer select 21: */
#define DMA1TSEL_22 (0x1600) /* DMA channel 1 transfer select 22: */
#define DMA1TSEL_23 (0x1700) /* DMA channel 1 transfer select 23: */
#define DMA1TSEL_24 (0x1800) /* DMA channel 1 transfer select 24: */
#define DMA1TSEL_25 (0x1900) /* DMA channel 1 transfer select 25: */
#define DMA1TSEL_26 (0x1A00) /* DMA channel 1 transfer select 26: */
#define DMA1TSEL_27 (0x1B00) /* DMA channel 1 transfer select 27: */
#define DMA1TSEL_28 (0x1C00) /* DMA channel 1 transfer select 28: */
#define DMA1TSEL_29 (0x1D00) /* DMA channel 1 transfer select 29: */
#define DMA1TSEL_30 (0x1E00) /* DMA channel 1 transfer select 30: previous DMA channel DMA0IFG */
#define DMA1TSEL_31 (0x1F00) /* DMA channel 1 transfer select 31: ext. Trigger (DMAE0) */
#define DMA2TSEL_0 (0x0000) /* DMA channel 2 transfer select 0: DMA_REQ (sw) */
#define DMA2TSEL_1 (0x0001) /* DMA channel 2 transfer select 1: */
#define DMA2TSEL_2 (0x0002) /* DMA channel 2 transfer select 2: */
#define DMA2TSEL_3 (0x0003) /* DMA channel 2 transfer select 3: */
#define DMA2TSEL_4 (0x0004) /* DMA channel 2 transfer select 4: */
#define DMA2TSEL_5 (0x0005) /* DMA channel 2 transfer select 5: */
#define DMA2TSEL_6 (0x0006) /* DMA channel 2 transfer select 6: */
#define DMA2TSEL_7 (0x0007) /* DMA channel 2 transfer select 7: */
#define DMA2TSEL_8 (0x0008) /* DMA channel 2 transfer select 8: */
#define DMA2TSEL_9 (0x0009) /* DMA channel 2 transfer select 9: */
#define DMA2TSEL_10 (0x000A) /* DMA channel 2 transfer select 10: */
#define DMA2TSEL_11 (0x000B) /* DMA channel 2 transfer select 11: */
#define DMA2TSEL_12 (0x000C) /* DMA channel 2 transfer select 12: */
#define DMA2TSEL_13 (0x000D) /* DMA channel 2 transfer select 13: */
#define DMA2TSEL_14 (0x000E) /* DMA channel 2 transfer select 14: */
#define DMA2TSEL_15 (0x000F) /* DMA channel 2 transfer select 15: */
#define DMA2TSEL_16 (0x0010) /* DMA channel 2 transfer select 16: */
#define DMA2TSEL_17 (0x0011) /* DMA channel 2 transfer select 17: */
#define DMA2TSEL_18 (0x0012) /* DMA channel 2 transfer select 18: */
#define DMA2TSEL_19 (0x0013) /* DMA channel 2 transfer select 19: */
#define DMA2TSEL_20 (0x0014) /* DMA channel 2 transfer select 20: */
#define DMA2TSEL_21 (0x0015) /* DMA channel 2 transfer select 21: */
#define DMA2TSEL_22 (0x0016) /* DMA channel 2 transfer select 22: */
#define DMA2TSEL_23 (0x0017) /* DMA channel 2 transfer select 23: */
#define DMA2TSEL_24 (0x0018) /* DMA channel 2 transfer select 24: */
#define DMA2TSEL_25 (0x0019) /* DMA channel 2 transfer select 25: */
#define DMA2TSEL_26 (0x001A) /* DMA channel 2 transfer select 26: */
#define DMA2TSEL_27 (0x001B) /* DMA channel 2 transfer select 27: */
#define DMA2TSEL_28 (0x001C) /* DMA channel 2 transfer select 28: */
#define DMA2TSEL_29 (0x001D) /* DMA channel 2 transfer select 29: */
#define DMA2TSEL_30 (0x001E) /* DMA channel 2 transfer select 30: previous DMA channel DMA1IFG */
#define DMA2TSEL_31 (0x001F) /* DMA channel 2 transfer select 31: ext. Trigger (DMAE0) */
#define DMA0TSEL__DMAREQ (0x0000) /* DMA channel 0 transfer select 0: DMA_REQ (sw) */
#define DMA0TSEL__TA0CCR0 (0x0001) /* DMA channel 0 transfer select 1: TA0CCR0 */
#define DMA0TSEL__TA0CCR2 (0x0002) /* DMA channel 0 transfer select 2: TA0CCR2 */
#define DMA0TSEL__TA1CCR0 (0x0003) /* DMA channel 0 transfer select 3: TA1CCR0 */
#define DMA0TSEL__TA1CCR2 (0x0004) /* DMA channel 0 transfer select 4: TA1CCR2 */
#define DMA0TSEL__RES5 (0x0005) /* DMA channel 0 transfer select 5: RES5 */
#define DMA0TSEL__RES6 (0x0006) /* DMA channel 0 transfer select 6: RES6 */
#define DMA0TSEL__TB0CCR0 (0x0007) /* DMA channel 0 transfer select 7: TB0CCR0 */
#define DMA0TSEL__TB0CCR2 (0x0008) /* DMA channel 0 transfer select 8: TB0CCR2 */
#define DMA0TSEL__TB1CCR0 (0x0009) /* DMA channel 0 transfer select 9: TB1CCR0 */
#define DMA0TSEL__TB1CCR2 (0x000A) /* DMA channel 0 transfer select 10: TB1CCR2 */
#define DMA0TSEL__TB2CCR0 (0x000B) /* DMA channel 0 transfer select 11: TB2CCR0 */
#define DMA0TSEL__TB2CCR2 (0x000C) /* DMA channel 0 transfer select 12: TB2CCR2 */
#define DMA0TSEL__RES13 (0x000D) /* DMA channel 0 transfer select 13: RES13 */
#define DMA0TSEL__UCA0RXIFG (0x000E) /* DMA channel 0 transfer select 14: UCA0RXIFG */
#define DMA0TSEL__UCA0TXIFG (0x000F) /* DMA channel 0 transfer select 15: UCA0TXIFG */
#define DMA0TSEL__UCA1RXIFG (0x0010) /* DMA channel 0 transfer select 16: UCA1RXIFG */
#define DMA0TSEL__UCA1TXIFG (0x0011) /* DMA channel 0 transfer select 17: UCA1TXIFG */
#define DMA0TSEL__UCB0RXIFG0 (0x0012) /* DMA channel 0 transfer select 18: UCB0RXIFG0 */
#define DMA0TSEL__UCB0TXIFG0 (0x0013) /* DMA channel 0 transfer select 19: UCB0TXIFG0 */
#define DMA0TSEL__UCB0RXIFG1 (0x0014) /* DMA channel 0 transfer select 20: UCB0RXIFG1 */
#define DMA0TSEL__UCB0TXIFG1 (0x0015) /* DMA channel 0 transfer select 21: UCB0TXIFG1 */
#define DMA0TSEL__UCB0RXIFG2 (0x0016) /* DMA channel 0 transfer select 22: UCB0RXIFG2 */
#define DMA0TSEL__UCB0TXIFG2 (0x0017) /* DMA channel 0 transfer select 23: UCB0TXIFG2 */
#define DMA0TSEL__UCB0RXIFG3 (0x0018) /* DMA channel 0 transfer select 24: UCB0RXIFG3 */
#define DMA0TSEL__UCB0TXIFG3 (0x0019) /* DMA channel 0 transfer select 25: UCB0TXIFG3 */
#define DMA0TSEL__ADC10IFG (0x001A) /* DMA channel 0 transfer select 26: ADC10IFG */
#define DMA0TSEL__RES27 (0x001B) /* DMA channel 0 transfer select 27: RES27 */
#define DMA0TSEL__RES28 (0x001C) /* DMA channel 0 transfer select 28: RES28 */
#define DMA0TSEL__MPY (0x001D) /* DMA channel 0 transfer select 29: MPY */
#define DMA0TSEL__DMA2IFG (0x001E) /* DMA channel 0 transfer select 30: previous DMA channel DMA2IFG */
#define DMA0TSEL__DMAE0 (0x001F) /* DMA channel 0 transfer select 31: ext. Trigger (DMAE0) */
#define DMA1TSEL__DMAREQ (0x0000) /* DMA channel 1 transfer select 0: DMA_REQ (sw) */
#define DMA1TSEL__TA0CCR0 (0x0100) /* DMA channel 1 transfer select 1: TA0CCR0 */
#define DMA1TSEL__TA0CCR2 (0x0200) /* DMA channel 1 transfer select 2: TA0CCR2 */
#define DMA1TSEL__TA1CCR0 (0x0300) /* DMA channel 1 transfer select 3: TA1CCR0 */
#define DMA1TSEL__TA1CCR2 (0x0400) /* DMA channel 1 transfer select 4: TA1CCR2 */
#define DMA1TSEL__RES5 (0x0500) /* DMA channel 1 transfer select 5: RES5 */
#define DMA1TSEL__RES6 (0x0600) /* DMA channel 1 transfer select 6: RES6 */
#define DMA1TSEL__TB0CCR0 (0x0700) /* DMA channel 1 transfer select 7: TB0CCR0 */
#define DMA1TSEL__TB0CCR2 (0x0800) /* DMA channel 1 transfer select 8: TB0CCR2 */
#define DMA1TSEL__TB1CCR0 (0x0900) /* DMA channel 1 transfer select 9: TB1CCR0 */
#define DMA1TSEL__TB1CCR2 (0x0A00) /* DMA channel 1 transfer select 10: TB1CCR2 */
#define DMA1TSEL__TB2CCR0 (0x0B00) /* DMA channel 1 transfer select 11: TB2CCR0 */
#define DMA1TSEL__TB2CCR2 (0x0C00) /* DMA channel 1 transfer select 12: TB2CCR2 */
#define DMA1TSEL__RES13 (0x0D00) /* DMA channel 1 transfer select 13: RES13 */
#define DMA1TSEL__UCA0RXIFG (0x0E00) /* DMA channel 1 transfer select 14: UCA0RXIFG */
#define DMA1TSEL__UCA0TXIFG (0x0F00) /* DMA channel 1 transfer select 15: UCA0TXIFG */
#define DMA1TSEL__UCA1RXIFG (0x1000) /* DMA channel 1 transfer select 16: UCA1RXIFG */
#define DMA1TSEL__UCA1TXIFG (0x1100) /* DMA channel 1 transfer select 17: UCA1TXIFG */
#define DMA1TSEL__UCB0RXIFG0 (0x1200) /* DMA channel 1 transfer select 18: UCB0RXIFG0 */
#define DMA1TSEL__UCB0TXIFG0 (0x1300) /* DMA channel 1 transfer select 19: UCB0TXIFG0 */
#define DMA1TSEL__UCB0RXIFG1 (0x1400) /* DMA channel 1 transfer select 20: UCB0RXIFG1 */
#define DMA1TSEL__UCB0TXIFG1 (0x1500) /* DMA channel 1 transfer select 21: UCB0TXIFG1 */
#define DMA1TSEL__UCB0RXIFG2 (0x1600) /* DMA channel 1 transfer select 22: UCB0RXIFG2 */
#define DMA1TSEL__UCB0TXIFG2 (0x1700) /* DMA channel 1 transfer select 23: UCB0TXIFG2 */
#define DMA1TSEL__UCB0RXIFG3 (0x1800) /* DMA channel 1 transfer select 24: UCB0RXIFG3 */
#define DMA1TSEL__UCB0TXIFG3 (0x1900) /* DMA channel 1 transfer select 25: UCB0TXIFG3 */
#define DMA1TSEL__ADC10IFG (0x1A00) /* DMA channel 1 transfer select 26: ADC10IFG */
#define DMA1TSEL__RES27 (0x1B00) /* DMA channel 1 transfer select 27: RES27 */
#define DMA1TSEL__RES28 (0x1C00) /* DMA channel 1 transfer select 28: RES28 */
#define DMA1TSEL__MPY (0x1D00) /* DMA channel 1 transfer select 29: MPY */
#define DMA1TSEL__DMA0IFG (0x1E00) /* DMA channel 1 transfer select 30: previous DMA channel DMA0IFG */
#define DMA1TSEL__DMAE0 (0x1F00) /* DMA channel 1 transfer select 31: ext. Trigger (DMAE0) */
#define DMA2TSEL__DMAREQ (0x0000) /* DMA channel 2 transfer select 0: DMA_REQ (sw) */
#define DMA2TSEL__TA0CCR0 (0x0001) /* DMA channel 2 transfer select 1: TA0CCR0 */
#define DMA2TSEL__TA0CCR2 (0x0002) /* DMA channel 2 transfer select 2: TA0CCR2 */
#define DMA2TSEL__TA1CCR0 (0x0003) /* DMA channel 2 transfer select 3: TA1CCR0 */
#define DMA2TSEL__TA1CCR2 (0x0004) /* DMA channel 2 transfer select 4: TA1CCR2 */
#define DMA2TSEL__RES5 (0x0005) /* DMA channel 2 transfer select 5: RES5 */
#define DMA2TSEL__RES6 (0x0006) /* DMA channel 2 transfer select 6: RES6 */
#define DMA2TSEL__TB0CCR0 (0x0007) /* DMA channel 2 transfer select 7: TB0CCR0 */
#define DMA2TSEL__TB0CCR2 (0x0008) /* DMA channel 2 transfer select 8: TB0CCR2 */
#define DMA2TSEL__TB1CCR0 (0x0009) /* DMA channel 2 transfer select 9: TB1CCR0 */
#define DMA2TSEL__TB1CCR2 (0x000A) /* DMA channel 2 transfer select 10: TB1CCR2 */
#define DMA2TSEL__TB2CCR0 (0x000B) /* DMA channel 2 transfer select 11: TB2CCR0 */
#define DMA2TSEL__TB2CCR2 (0x000C) /* DMA channel 2 transfer select 12: TB2CCR2 */
#define DMA2TSEL__RES13 (0x000D) /* DMA channel 2 transfer select 13: RES13 */
#define DMA2TSEL__UCA0RXIFG (0x000E) /* DMA channel 2 transfer select 14: UCA0RXIFG */
#define DMA2TSEL__UCA0TXIFG (0x000F) /* DMA channel 2 transfer select 15: UCA0TXIFG */
#define DMA2TSEL__UCA1RXIFG (0x0010) /* DMA channel 2 transfer select 16: UCA1RXIFG */
#define DMA2TSEL__UCA1TXIFG (0x0011) /* DMA channel 2 transfer select 17: UCA1TXIFG */
#define DMA2TSEL__UCB0RXIFG0 (0x0012) /* DMA channel 2 transfer select 18: UCB0RXIFG0 */
#define DMA2TSEL__UCB0TXIFG0 (0x0013) /* DMA channel 2 transfer select 19: UCB0TXIFG0 */
#define DMA2TSEL__UCB0RXIFG1 (0x0014) /* DMA channel 2 transfer select 20: UCB0RXIFG1 */
#define DMA2TSEL__UCB0TXIFG1 (0x0015) /* DMA channel 2 transfer select 21: UCB0TXIFG1 */
#define DMA2TSEL__UCB0RXIFG2 (0x0016) /* DMA channel 2 transfer select 22: UCB0RXIFG2 */
#define DMA2TSEL__UCB0TXIFG2 (0x0017) /* DMA channel 2 transfer select 23: UCB0TXIFG2 */
#define DMA2TSEL__UCB0RXIFG3 (0x0018) /* DMA channel 2 transfer select 24: UCB0RXIFG3 */
#define DMA2TSEL__UCB0TXIFG3 (0x0019) /* DMA channel 2 transfer select 25: UCB0TXIFG3 */
#define DMA2TSEL__ADC10IFG (0x001A) /* DMA channel 2 transfer select 26: ADC10IFG */
#define DMA2TSEL__RES27 (0x001B) /* DMA channel 2 transfer select 27: RES27 */
#define DMA2TSEL__RES28 (0x001C) /* DMA channel 2 transfer select 28: RES28 */
#define DMA2TSEL__MPY (0x001D) /* DMA channel 2 transfer select 29: MPY */
#define DMA2TSEL__DMA1IFG (0x001E) /* DMA channel 2 transfer select 30: previous DMA channel DMA1IFG */
#define DMA2TSEL__DMAE0 (0x001F) /* DMA channel 2 transfer select 31: ext. Trigger (DMAE0) */
/*************************************************************
* FRAM Memory
*************************************************************/
#define __MSP430_HAS_FRAM_FR5XX__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_FRAM_FR5XX__ 0x0140
#define FRCTL0_ 0x0140 /* FRAM Controller Control 0 */
sfrb(FRCTL0_L , FRCTL0_);
sfrb(FRCTL0_H , FRCTL0_+1);
sfrw(FRCTL0, FRCTL0_);
#define GCCTL0_ 0x0144 /* General Control 0 */
sfrb(GCCTL0_L , GCCTL0_);
sfrb(GCCTL0_H , GCCTL0_+1);
sfrw(GCCTL0, GCCTL0_);
#define GCCTL1_ 0x0146 /* General Control 1 */
sfrb(GCCTL1_L , GCCTL1_);
sfrb(GCCTL1_H , GCCTL1_+1);
sfrw(GCCTL1, GCCTL1_);
#define FRPW (0x9600) /* FRAM password returned by read */
#define FWPW (0xA500) /* FRAM password for write */
#define FXPW (0x3300) /* for use with XOR instruction */
/* FRCTL0 Control Bits */
#define NPRECHG0 (0x0001) /* FRAM Wait state Generator Precharge Time control Bit: 0 */
#define NPRECHG1 (0x0002) /* FRAM Wait state Generator Precharge Time control Bit: 1 */
#define NPRECHG2 (0x0004) /* FRAM Wait state Generator Precharge Time control Bit: 2 */
#define NAUTO (0x0008) /* FRAM Disables the wait state generator */
#define NACCESS0 (0x0010) /* FRAM Wait state Generator Access Time control Bit: 0 */
#define NACCESS1 (0x0020) /* FRAM Wait state Generator Access Time control Bit: 1 */
#define NACCESS2 (0x0040) /* FRAM Wait state Generator Access Time control Bit: 2 */
//#define RESERVED (0x0080) /* RESERVED */
/* FRCTL0 Control Bits */
#define NPRECHG0_L (0x0001) /* FRAM Wait state Generator Precharge Time control Bit: 0 */
#define NPRECHG1_L (0x0002) /* FRAM Wait state Generator Precharge Time control Bit: 1 */
#define NPRECHG2_L (0x0004) /* FRAM Wait state Generator Precharge Time control Bit: 2 */
#define NAUTO_L (0x0008) /* FRAM Disables the wait state generator */
#define NACCESS0_L (0x0010) /* FRAM Wait state Generator Access Time control Bit: 0 */
#define NACCESS1_L (0x0020) /* FRAM Wait state Generator Access Time control Bit: 1 */
#define NACCESS2_L (0x0040) /* FRAM Wait state Generator Access Time control Bit: 2 */
//#define RESERVED (0x0080) /* RESERVED */
/* FRCTL0 Control Bits */
//#define RESERVED (0x0080) /* RESERVED */
#define NPRECHG_0 (0x0000) /* FRAM Wait state Generator Precharge Time control: 0 */
#define NPRECHG_1 (0x0001) /* FRAM Wait state Generator Precharge Time control: 1 */
#define NPRECHG_2 (0x0002) /* FRAM Wait state Generator Precharge Time control: 2 */
#define NPRECHG_3 (0x0003) /* FRAM Wait state Generator Precharge Time control: 3 */
#define NPRECHG_4 (0x0004) /* FRAM Wait state Generator Precharge Time control: 4 */
#define NPRECHG_5 (0x0005) /* FRAM Wait state Generator Precharge Time control: 5 */
#define NPRECHG_6 (0x0006) /* FRAM Wait state Generator Precharge Time control: 6 */
#define NPRECHG_7 (0x0007) /* FRAM Wait state Generator Precharge Time control: 7 */
#define NACCESS_0 (0x0000) /* FRAM Wait state Generator Access Time control: 0 */
#define NACCESS_1 (0x0010) /* FRAM Wait state Generator Access Time control: 1 */
#define NACCESS_2 (0x0020) /* FRAM Wait state Generator Access Time control: 2 */
#define NACCESS_3 (0x0030) /* FRAM Wait state Generator Access Time control: 3 */
#define NACCESS_4 (0x0040) /* FRAM Wait state Generator Access Time control: 4 */
#define NACCESS_5 (0x0050) /* FRAM Wait state Generator Access Time control: 5 */
#define NACCESS_6 (0x0060) /* FRAM Wait state Generator Access Time control: 6 */
#define NACCESS_7 (0x0070) /* FRAM Wait state Generator Access Time control: 7 */
/* GCCTL0 Control Bits */
#define BUSY (0x0001) /* FRAM is currently busy programming */
//#define RESERVED (0x0002) /* RESERVED */
//#define RESERVED (0x0004) /* RESERVED */
#define ACCTEIE (0x0008) /* Enable NMI event if Access time error occurs */
#define ACCVIE (0x0010) /* Enable NMI event if Access Violation occurs */
#define CBDIE (0x0020) /* Enable NMI event if correctable bit error detected */
#define UBDIE (0x0040) /* Enable NMI event if uncorrectable bit error detected */
#define UBDRSTEN (0x0080) /* Enable Power Up Clear on uncorrectable bit error */
/* GCCTL0 Control Bits */
#define BUSY_L (0x0001) /* FRAM is currently busy programming */
//#define RESERVED (0x0002) /* RESERVED */
//#define RESERVED (0x0004) /* RESERVED */
#define ACCTEIE_L (0x0008) /* Enable NMI event if Access time error occurs */
#define ACCVIE_L (0x0010) /* Enable NMI event if Access Violation occurs */
#define CBDIE_L (0x0020) /* Enable NMI event if correctable bit error detected */
#define UBDIE_L (0x0040) /* Enable NMI event if uncorrectable bit error detected */
#define UBDRSTEN_L (0x0080) /* Enable Power Up Clear on uncorrectable bit error */
/* GCCTL0 Control Bits */
//#define RESERVED (0x0002) /* RESERVED */
//#define RESERVED (0x0004) /* RESERVED */
/* GCCTL1 Control Bits */
#define ACCVIFG (0x0001) /* Access Violation Interrupt Flag */
#define CBDIFG (0x0002) /* FRAM correctable bit error flag */
#define UBDIFG (0x0004) /* FRAM uncorrectable bit error flag */
#define ACCTEIFG (0x0008) /* Access time error flag */
/* GCCTL1 Control Bits */
#define ACCVIFG_L (0x0001) /* Access Violation Interrupt Flag */
#define CBDIFG_L (0x0002) /* FRAM correctable bit error flag */
#define UBDIFG_L (0x0004) /* FRAM uncorrectable bit error flag */
#define ACCTEIFG_L (0x0008) /* Access time error flag */
/* GCCTL1 Control Bits */
/* Legacy Definitions */
#define SBDIEN (0x0020) /* Enable NMI event if single bit error detected */
#define DBDIEN (0x0040) /* Enable NMI event if double bit error detected */
#define DBDRSTEN (0x0080) /* Enable Power Up Clear on double bit error */
#define SBDIFG (0x0002) /* FRAM single bit error flag */
#define DBDIFG (0x0004) /* FRAM double bit error flag */
/************************************************************
* Memory Protection Unit
************************************************************/
#define __MSP430_HAS_MPU__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_MPU__ 0x05A0
#define MPUCTL0_ 0x05A0 /* MPU Control Register 0 */
sfrb(MPUCTL0_L , MPUCTL0_);
sfrb(MPUCTL0_H , MPUCTL0_+1);
sfrw(MPUCTL0, MPUCTL0_);
#define MPUCTL1_ 0x05A2 /* MPU Control Register 1 */
sfrb(MPUCTL1_L , MPUCTL1_);
sfrb(MPUCTL1_H , MPUCTL1_+1);
sfrw(MPUCTL1, MPUCTL1_);
#define MPUSEG_ 0x05A4 /* MPU Segmentation Register */
sfrb(MPUSEG_L , MPUSEG_);
sfrb(MPUSEG_H , MPUSEG_+1);
sfrw(MPUSEG, MPUSEG_);
#define MPUSAM_ 0x05A6 /* MPU Access Management Register */
sfrb(MPUSAM_L , MPUSAM_);
sfrb(MPUSAM_H , MPUSAM_+1);
sfrw(MPUSAM, MPUSAM_);
/* MPUCTL0 Control Bits */
#define MPUENA (0x0001) /* MPU Enable */
#define MPUSEGIE (0x0010) /* MPU Enable NMI on Segment violation */
/* MPUCTL0 Control Bits */
#define MPUENA_L (0x0001) /* MPU Enable */
#define MPUSEGIE_L (0x0010) /* MPU Enable NMI on Segment violation */
/* MPUCTL0 Control Bits */
#define MPUPW (0xA500) /* MPU Access Password */
#define MPUPW_H (0xA5) /* MPU Access Password */
/* MPUCTL1 Control Bits */
#define MPUSEG1IFG (0x0001) /* MPU Main Memory Segment 1 violation interupt flag */
#define MPUSEG2IFG (0x0002) /* MPU Main Memory Segment 2 violation interupt flag */
#define MPUSEG3IFG (0x0004) /* MPU Main Memory Segment 3 violation interupt flag */
#define MPUSEGIIFG (0x0008) /* MPU Info Memory Segment violation interupt flag */
/* MPUCTL1 Control Bits */
#define MPUSEG1IFG_L (0x0001) /* MPU Main Memory Segment 1 violation interupt flag */
#define MPUSEG2IFG_L (0x0002) /* MPU Main Memory Segment 2 violation interupt flag */
#define MPUSEG3IFG_L (0x0004) /* MPU Main Memory Segment 3 violation interupt flag */
#define MPUSEGIIFG_L (0x0008) /* MPU Info Memory Segment violation interupt flag */
/* MPUCTL1 Control Bits */
/* MPUSEG Control Bits */
#define MPUSB10 (0x0001) /* MPU Segment Border 1 Bit: 0 */
#define MPUSB11 (0x0002) /* MPU Segment Border 1 Bit: 1 */
#define MPUSB12 (0x0004) /* MPU Segment Border 1 Bit: 2 */
#define MPUSB13 (0x0008) /* MPU Segment Border 1 Bit: 3 */
#define MPUSB14 (0x0010) /* MPU Segment Border 1 Bit: 4 */
#define MPUSB20 (0x0100) /* MPU Segment Border 2 Bit: 0 */
#define MPUSB21 (0x0200) /* MPU Segment Border 2 Bit: 1 */
#define MPUSB22 (0x0400) /* MPU Segment Border 2 Bit: 2 */
#define MPUSB23 (0x0800) /* MPU Segment Border 2 Bit: 3 */
#define MPUSB24 (0x1000) /* MPU Segment Border 2 Bit: 4 */
/* MPUSEG Control Bits */
#define MPUSB10_L (0x0001) /* MPU Segment Border 1 Bit: 0 */
#define MPUSB11_L (0x0002) /* MPU Segment Border 1 Bit: 1 */
#define MPUSB12_L (0x0004) /* MPU Segment Border 1 Bit: 2 */
#define MPUSB13_L (0x0008) /* MPU Segment Border 1 Bit: 3 */
#define MPUSB14_L (0x0010) /* MPU Segment Border 1 Bit: 4 */
/* MPUSEG Control Bits */
#define MPUSB20_H (0x0001) /* MPU Segment Border 2 Bit: 0 */
#define MPUSB21_H (0x0002) /* MPU Segment Border 2 Bit: 1 */
#define MPUSB22_H (0x0004) /* MPU Segment Border 2 Bit: 2 */
#define MPUSB23_H (0x0008) /* MPU Segment Border 2 Bit: 3 */
#define MPUSB24_H (0x0010) /* MPU Segment Border 2 Bit: 4 */
/* MPUSAM Control Bits */
#define MPUSEG1RE (0x0001) /* MPU Main memory Segment 1 Read enable */
#define MPUSEG1WE (0x0002) /* MPU Main memory Segment 1 Write enable */
#define MPUSEG1XE (0x0004) /* MPU Main memory Segment 1 Execute enable */
#define MPUSEG1VS (0x0008) /* MPU Main memory Segment 1 Violation select */
#define MPUSEG2RE (0x0010) /* MPU Main memory Segment 2 Read enable */
#define MPUSEG2WE (0x0020) /* MPU Main memory Segment 2 Write enable */
#define MPUSEG2XE (0x0040) /* MPU Main memory Segment 2 Execute enable */
#define MPUSEG2VS (0x0080) /* MPU Main memory Segment 2 Violation select */
#define MPUSEG3RE (0x0100) /* MPU Main memory Segment 3 Read enable */
#define MPUSEG3WE (0x0200) /* MPU Main memory Segment 3 Write enable */
#define MPUSEG3XE (0x0400) /* MPU Main memory Segment 3 Execute enable */
#define MPUSEG3VS (0x0800) /* MPU Main memory Segment 3 Violation select */
#define MPUSEGIRE (0x1000) /* MPU Info memory Segment Read enable */
#define MPUSEGIWE (0x2000) /* MPU Info memory Segment Write enable */
#define MPUSEGIXE (0x4000) /* MPU Info memory Segment Execute enable */
#define MPUSEGIVS (0x8000) /* MPU Info memory Segment Violation select */
/* MPUSAM Control Bits */
#define MPUSEG1RE_L (0x0001) /* MPU Main memory Segment 1 Read enable */
#define MPUSEG1WE_L (0x0002) /* MPU Main memory Segment 1 Write enable */
#define MPUSEG1XE_L (0x0004) /* MPU Main memory Segment 1 Execute enable */
#define MPUSEG1VS_L (0x0008) /* MPU Main memory Segment 1 Violation select */
#define MPUSEG2RE_L (0x0010) /* MPU Main memory Segment 2 Read enable */
#define MPUSEG2WE_L (0x0020) /* MPU Main memory Segment 2 Write enable */
#define MPUSEG2XE_L (0x0040) /* MPU Main memory Segment 2 Execute enable */
#define MPUSEG2VS_L (0x0080) /* MPU Main memory Segment 2 Violation select */
/* MPUSAM Control Bits */
#define MPUSEG3RE_H (0x0001) /* MPU Main memory Segment 3 Read enable */
#define MPUSEG3WE_H (0x0002) /* MPU Main memory Segment 3 Write enable */
#define MPUSEG3XE_H (0x0004) /* MPU Main memory Segment 3 Execute enable */
#define MPUSEG3VS_H (0x0008) /* MPU Main memory Segment 3 Violation select */
#define MPUSEGIRE_H (0x0010) /* MPU Info memory Segment Read enable */
#define MPUSEGIWE_H (0x0020) /* MPU Info memory Segment Write enable */
#define MPUSEGIXE_H (0x0040) /* MPU Info memory Segment Execute enable */
#define MPUSEGIVS_H (0x0080) /* MPU Info memory Segment Violation select */
/************************************************************
* HARDWARE MULTIPLIER 32Bit
************************************************************/
#define __MSP430_HAS_MPY32__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_MPY32__ 0x04C0
#define MPY_ 0x04C0 /* Multiply Unsigned/Operand 1 */
sfrb(MPY_L , MPY_);
sfrb(MPY_H , MPY_+1);
sfrw(MPY, MPY_);
#define MPYS_ 0x04C2 /* Multiply Signed/Operand 1 */
sfrb(MPYS_L , MPYS_);
sfrb(MPYS_H , MPYS_+1);
sfrw(MPYS, MPYS_);
#define MAC_ 0x04C4 /* Multiply Unsigned and Accumulate/Operand 1 */
sfrb(MAC_L , MAC_);
sfrb(MAC_H , MAC_+1);
sfrw(MAC, MAC_);
#define MACS_ 0x04C6 /* Multiply Signed and Accumulate/Operand 1 */
sfrb(MACS_L , MACS_);
sfrb(MACS_H , MACS_+1);
sfrw(MACS, MACS_);
#define OP2_ 0x04C8 /* Operand 2 */
sfrb(OP2_L , OP2_);
sfrb(OP2_H , OP2_+1);
sfrw(OP2, OP2_);
#define RESLO_ 0x04CA /* Result Low Word */
sfrb(RESLO_L , RESLO_);
sfrb(RESLO_H , RESLO_+1);
sfrw(RESLO, RESLO_);
#define RESHI_ 0x04CC /* Result High Word */
sfrb(RESHI_L , RESHI_);
sfrb(RESHI_H , RESHI_+1);
sfrw(RESHI, RESHI_);
#define SUMEXT_ 0x04CE /* Sum Extend */
const_sfrb(SUMEXT_L , SUMEXT_);
const_sfrb(SUMEXT_H , SUMEXT_+1);
const_sfrw(SUMEXT, SUMEXT_);
#define MPY32L_ 0x04D0 /* 32-bit operand 1 - multiply - low word */
sfrb(MPY32L_L , MPY32L_);
sfrb(MPY32L_H , MPY32L_+1);
sfrw(MPY32L, MPY32L_);
#define MPY32H_ 0x04D2 /* 32-bit operand 1 - multiply - high word */
sfrb(MPY32H_L , MPY32H_);
sfrb(MPY32H_H , MPY32H_+1);
sfrw(MPY32H, MPY32H_);
#define MPYS32L_ 0x04D4 /* 32-bit operand 1 - signed multiply - low word */
sfrb(MPYS32L_L , MPYS32L_);
sfrb(MPYS32L_H , MPYS32L_+1);
sfrw(MPYS32L, MPYS32L_);
#define MPYS32H_ 0x04D6 /* 32-bit operand 1 - signed multiply - high word */
sfrb(MPYS32H_L , MPYS32H_);
sfrb(MPYS32H_H , MPYS32H_+1);
sfrw(MPYS32H, MPYS32H_);
#define MAC32L_ 0x04D8 /* 32-bit operand 1 - multiply accumulate - low word */
sfrb(MAC32L_L , MAC32L_);
sfrb(MAC32L_H , MAC32L_+1);
sfrw(MAC32L, MAC32L_);
#define MAC32H_ 0x04DA /* 32-bit operand 1 - multiply accumulate - high word */
sfrb(MAC32H_L , MAC32H_);
sfrb(MAC32H_H , MAC32H_+1);
sfrw(MAC32H, MAC32H_);
#define MACS32L_ 0x04DC /* 32-bit operand 1 - signed multiply accumulate - low word */
sfrb(MACS32L_L , MACS32L_);
sfrb(MACS32L_H , MACS32L_+1);
sfrw(MACS32L, MACS32L_);
#define MACS32H_ 0x04DE /* 32-bit operand 1 - signed multiply accumulate - high word */
sfrb(MACS32H_L , MACS32H_);
sfrb(MACS32H_H , MACS32H_+1);
sfrw(MACS32H, MACS32H_);
#define OP2L_ 0x04E0 /* 32-bit operand 2 - low word */
sfrb(OP2L_L , OP2L_);
sfrb(OP2L_H , OP2L_+1);
sfrw(OP2L, OP2L_);
#define OP2H_ 0x04E2 /* 32-bit operand 2 - high word */
sfrb(OP2H_L , OP2H_);
sfrb(OP2H_H , OP2H_+1);
sfrw(OP2H, OP2H_);
#define RES0_ 0x04E4 /* 32x32-bit result 0 - least significant word */
sfrb(RES0_L , RES0_);
sfrb(RES0_H , RES0_+1);
sfrw(RES0, RES0_);
#define RES1_ 0x04E6 /* 32x32-bit result 1 */
sfrb(RES1_L , RES1_);
sfrb(RES1_H , RES1_+1);
sfrw(RES1, RES1_);
#define RES2_ 0x04E8 /* 32x32-bit result 2 */
sfrb(RES2_L , RES2_);
sfrb(RES2_H , RES2_+1);
sfrw(RES2, RES2_);
#define RES3_ 0x04EA /* 32x32-bit result 3 - most significant word */
sfrb(RES3_L , RES3_);
sfrb(RES3_H , RES3_+1);
sfrw(RES3, RES3_);
#define MPY32CTL0_ 0x04EC /* MPY32 Control Register 0 */
sfrb(MPY32CTL0_L , MPY32CTL0_);
sfrb(MPY32CTL0_H , MPY32CTL0_+1);
sfrw(MPY32CTL0, MPY32CTL0_);
#define MPY_B MPY_L /* Multiply Unsigned/Operand 1 (Byte Access) */
#define MPYS_B MPYS_L /* Multiply Signed/Operand 1 (Byte Access) */
#define MAC_B MAC_L /* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */
#define MACS_B MACS_L /* Multiply Signed and Accumulate/Operand 1 (Byte Access) */
#define OP2_B OP2_L /* Operand 2 (Byte Access) */
#define MPY32L_B MPY32L_L /* 32-bit operand 1 - multiply - low word (Byte Access) */
#define MPY32H_B MPY32H_L /* 32-bit operand 1 - multiply - high word (Byte Access) */
#define MPYS32L_B MPYS32L_L /* 32-bit operand 1 - signed multiply - low word (Byte Access) */
#define MPYS32H_B MPYS32H_L /* 32-bit operand 1 - signed multiply - high word (Byte Access) */
#define MAC32L_B MAC32L_L /* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */
#define MAC32H_B MAC32H_L /* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */
#define MACS32L_B MACS32L_L /* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */
#define MACS32H_B MACS32H_L /* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */
#define OP2L_B OP2L_L /* 32-bit operand 2 - low word (Byte Access) */
#define OP2H_B OP2H_L /* 32-bit operand 2 - high word (Byte Access) */
/* MPY32CTL0 Control Bits */
#define MPYC (0x0001) /* Carry of the multiplier */
//#define RESERVED (0x0002) /* Reserved */
#define MPYFRAC (0x0004) /* Fractional mode */
#define MPYSAT (0x0008) /* Saturation mode */
#define MPYM0 (0x0010) /* Multiplier mode Bit:0 */
#define MPYM1 (0x0020) /* Multiplier mode Bit:1 */
#define OP1_32 (0x0040) /* Bit-width of operand 1 0:16Bit / 1:32Bit */
#define OP2_32 (0x0080) /* Bit-width of operand 2 0:16Bit / 1:32Bit */
#define MPYDLYWRTEN (0x0100) /* Delayed write enable */
#define MPYDLY32 (0x0200) /* Delayed write mode */
/* MPY32CTL0 Control Bits */
#define MPYC_L (0x0001) /* Carry of the multiplier */
//#define RESERVED (0x0002) /* Reserved */
#define MPYFRAC_L (0x0004) /* Fractional mode */
#define MPYSAT_L (0x0008) /* Saturation mode */
#define MPYM0_L (0x0010) /* Multiplier mode Bit:0 */
#define MPYM1_L (0x0020) /* Multiplier mode Bit:1 */
#define OP1_32_L (0x0040) /* Bit-width of operand 1 0:16Bit / 1:32Bit */
#define OP2_32_L (0x0080) /* Bit-width of operand 2 0:16Bit / 1:32Bit */
/* MPY32CTL0 Control Bits */
//#define RESERVED (0x0002) /* Reserved */
#define MPYDLYWRTEN_H (0x0001) /* Delayed write enable */
#define MPYDLY32_H (0x0002) /* Delayed write mode */
#define MPYM_0 (0x0000) /* Multiplier mode: MPY */
#define MPYM_1 (0x0010) /* Multiplier mode: MPYS */
#define MPYM_2 (0x0020) /* Multiplier mode: MAC */
#define MPYM_3 (0x0030) /* Multiplier mode: MACS */
#define MPYM__MPY (0x0000) /* Multiplier mode: MPY */
#define MPYM__MPYS (0x0010) /* Multiplier mode: MPYS */
#define MPYM__MAC (0x0020) /* Multiplier mode: MAC */
#define MPYM__MACS (0x0030) /* Multiplier mode: MACS */
/************************************************************
* PMM - Power Management System
************************************************************/
#define __MSP430_HAS_PMM_FR5xx__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_PMM_FR5xx__ 0x0120
#define PMMCTL0_ 0x0120 /* PMM Control 0 */
sfrb(PMMCTL0_L , PMMCTL0_);
sfrb(PMMCTL0_H , PMMCTL0_+1);
sfrw(PMMCTL0, PMMCTL0_);
#define PMMIFG_ 0x012A /* PMM Interrupt Flag */
sfrb(PMMIFG_L , PMMIFG_);
sfrb(PMMIFG_H , PMMIFG_+1);
sfrw(PMMIFG, PMMIFG_);
#define PM5CTL0_ 0x0130 /* PMM Power Mode 5 Control Register 0 */
sfrb(PM5CTL0_L , PM5CTL0_);
sfrb(PM5CTL0_H , PM5CTL0_+1);
sfrw(PM5CTL0, PM5CTL0_);
#define PMMPW (0xA500) /* PMM Register Write Password */
#define PMMPW_H (0xA5) /* PMM Register Write Password for high word access */
/* PMMCTL0 Control Bits */
#define PMMSWBOR (0x0004) /* PMM Software BOR */
#define PMMSWPOR (0x0008) /* PMM Software POR */
#define PMMREGOFF (0x0010) /* PMM Turn Regulator off */
#define SVSLE (0x0020) /* SVS low side enable */
#define SVSHE (0x0040) /* SVS high side enable */
/* PMMCTL0 Control Bits */
#define PMMSWBOR_L (0x0004) /* PMM Software BOR */
#define PMMSWPOR_L (0x0008) /* PMM Software POR */
#define PMMREGOFF_L (0x0010) /* PMM Turn Regulator off */
#define SVSLE_L (0x0020) /* SVS low side enable */
#define SVSHE_L (0x0040) /* SVS high side enable */
/* PMMCTL0 Control Bits */
/* PMMIFG Control Bits */
#define PMMBORIFG (0x0100) /* PMM Software BOR interrupt flag */
#define PMMRSTIFG (0x0200) /* PMM RESET pin interrupt flag */
#define PMMPORIFG (0x0400) /* PMM Software POR interrupt flag */
#define SVSLIFG (0x1000) /* SVS high side interrupt flag */
#define SVSHIFG (0x2000) /* SVS low side interrupt flag */
#define PMMLPM5IFG (0x8000) /* LPM5 indication Flag */
/* PMMIFG Control Bits */
/* PMMIFG Control Bits */
#define PMMBORIFG_H (0x0001) /* PMM Software BOR interrupt flag */
#define PMMRSTIFG_H (0x0002) /* PMM RESET pin interrupt flag */
#define PMMPORIFG_H (0x0004) /* PMM Software POR interrupt flag */
#define SVSLIFG_H (0x0010) /* SVS high side interrupt flag */
#define SVSHIFG_H (0x0020) /* SVS low side interrupt flag */
#define PMMLPM5IFG_H (0x0080) /* LPM5 indication Flag */
/* PM5CTL0 Power Mode 5 Control Bits */
#define LOCKLPM5 (0x0001) /* Lock I/O pin configuration upon entry/exit to/from LPM5 */
/* PM5CTL0 Power Mode 5 Control Bits */
#define LOCKLPM5_L (0x0001) /* Lock I/O pin configuration upon entry/exit to/from LPM5 */
/* PM5CTL0 Power Mode 5 Control Bits */
/************************************************************
* DIGITAL I/O Port1/2 Pull up / Pull down Resistors
************************************************************/
#define __MSP430_HAS_PORT1_R__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_PORT1_R__ 0x0200
#define __MSP430_HAS_PORT2_R__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_PORT2_R__ 0x0200
#define __MSP430_HAS_PORTA_R__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_PORTA_R__ 0x0200
#define PAIN_ 0x0200 /* Port A Input */
const_sfrb(PAIN_L , PAIN_);
const_sfrb(PAIN_H , PAIN_+1);
const_sfrw(PAIN, PAIN_);
#define PAOUT_ 0x0202 /* Port A Output */
sfrb(PAOUT_L , PAOUT_);
sfrb(PAOUT_H , PAOUT_+1);
sfrw(PAOUT, PAOUT_);
#define PADIR_ 0x0204 /* Port A Direction */
sfrb(PADIR_L , PADIR_);
sfrb(PADIR_H , PADIR_+1);
sfrw(PADIR, PADIR_);
#define PAREN_ 0x0206 /* Port A Resistor Enable */
sfrb(PAREN_L , PAREN_);
sfrb(PAREN_H , PAREN_+1);
sfrw(PAREN, PAREN_);
#define PADS_ 0x0208 /* Port A Resistor Drive Strenght */
sfrb(PADS_L , PADS_);
sfrb(PADS_H , PADS_+1);
sfrw(PADS, PADS_);
#define PASEL0_ 0x020A /* Port A Selection 0 */
sfrb(PASEL0_L , PASEL0_);
sfrb(PASEL0_H , PASEL0_+1);
sfrw(PASEL0, PASEL0_);
#define PASEL1_ 0x020C /* Port A Selection 1 */
sfrb(PASEL1_L , PASEL1_);
sfrb(PASEL1_H , PASEL1_+1);
sfrw(PASEL1, PASEL1_);
#define PASELC_ 0x0210 /* Port A Complement Selection */
sfrb(PASELC_L , PASELC_);
sfrb(PASELC_H , PASELC_+1);
sfrw(PASELC, PASELC_);
#define PAIES_ 0x0218 /* Port A Interrupt Edge Select */
sfrb(PAIES_L , PAIES_);
sfrb(PAIES_H , PAIES_+1);
sfrw(PAIES, PAIES_);
#define PAIE_ 0x021A /* Port A Interrupt Enable */
sfrb(PAIE_L , PAIE_);
sfrb(PAIE_H , PAIE_+1);
sfrw(PAIE, PAIE_);
#define PAIFG_ 0x021C /* Port A Interrupt Flag */
sfrb(PAIFG_L , PAIFG_);
sfrb(PAIFG_H , PAIFG_+1);
sfrw(PAIFG, PAIFG_);
#define P1IV_ 0x020E /* Port 1 Interrupt Vector Word */
sfrw(P1IV, P1IV_);
#define P2IV_ 0x021E /* Port 2 Interrupt Vector Word */
sfrw(P2IV, P2IV_);
#define P1IN (PAIN_L) /* Port 1 Input */
#define P1OUT (PAOUT_L) /* Port 1 Output */
#define P1DIR (PADIR_L) /* Port 1 Direction */
#define P1REN (PAREN_L) /* Port 1 Resistor Enable */
#define P1DS (PADS_L) /* Port 1 Resistor Drive Strenght */
#define P1SEL0 (PASEL0_L) /* Port 1 Selection 0 */
#define P1SEL1 (PASEL1_L) /* Port 1 Selection 1 */
#define P1SELC (PASELC_L) /* Port 1 Complement Selection */
#define P1IES (PAIES_L) /* Port 1 Interrupt Edge Select */
#define P1IE (PAIE_L) /* Port 1 Interrupt Enable */
#define P1IFG (PAIFG_L) /* Port 1 Interrupt Flag */
//Definitions for P1IV
#define P1IV_NONE (0x0000) /* No Interrupt pending */
#define P1IV_P1IFG0 (0x0002) /* P1IV P1IFG.0 */
#define P1IV_P1IFG1 (0x0004) /* P1IV P1IFG.1 */
#define P1IV_P1IFG2 (0x0006) /* P1IV P1IFG.2 */
#define P1IV_P1IFG3 (0x0008) /* P1IV P1IFG.3 */
#define P1IV_P1IFG4 (0x000A) /* P1IV P1IFG.4 */
#define P1IV_P1IFG5 (0x000C) /* P1IV P1IFG.5 */
#define P1IV_P1IFG6 (0x000E) /* P1IV P1IFG.6 */
#define P1IV_P1IFG7 (0x0010) /* P1IV P1IFG.7 */
#define P2IN (PAIN_H) /* Port 2 Input */
#define P2OUT (PAOUT_H) /* Port 2 Output */
#define P2DIR (PADIR_H) /* Port 2 Direction */
#define P2REN (PAREN_H) /* Port 2 Resistor Enable */
#define P2DS (PADS_H) /* Port 2 Resistor Drive Strenght */
#define P2SEL0 (PASEL0_H) /* Port 2 Selection 0 */
#define P2SEL1 (PASEL1_H) /* Port 2 Selection 1 */
#define P2SELC (PASELC_H) /* Port 2 Complement Selection */
#define P2IES (PAIES_H) /* Port 2 Interrupt Edge Select */
#define P2IE (PAIE_H) /* Port 2 Interrupt Enable */
#define P2IFG (PAIFG_H) /* Port 2 Interrupt Flag */
//Definitions for P2IV
#define P2IV_NONE (0x0000) /* No Interrupt pending */
#define P2IV_P2IFG0 (0x0002) /* P2IV P2IFG.0 */
#define P2IV_P2IFG1 (0x0004) /* P2IV P2IFG.1 */
#define P2IV_P2IFG2 (0x0006) /* P2IV P2IFG.2 */
#define P2IV_P2IFG3 (0x0008) /* P2IV P2IFG.3 */
#define P2IV_P2IFG4 (0x000A) /* P2IV P2IFG.4 */
#define P2IV_P2IFG5 (0x000C) /* P2IV P2IFG.5 */
#define P2IV_P2IFG6 (0x000E) /* P2IV P2IFG.6 */
#define P2IV_P2IFG7 (0x0010) /* P2IV P2IFG.7 */
/************************************************************
* DIGITAL I/O PortJ Pull up / Pull down Resistors
************************************************************/
#define __MSP430_HAS_PORTJ_R__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_PORTJ_R__ 0x0320
#define PJIN_ 0x0320 /* Port J Input */
const_sfrb(PJIN_L , PJIN_);
const_sfrb(PJIN_H , PJIN_+1);
const_sfrw(PJIN, PJIN_);
#define PJOUT_ 0x0322 /* Port J Output */
sfrb(PJOUT_L , PJOUT_);
sfrb(PJOUT_H , PJOUT_+1);
sfrw(PJOUT, PJOUT_);
#define PJDIR_ 0x0324 /* Port J Direction */
sfrb(PJDIR_L , PJDIR_);
sfrb(PJDIR_H , PJDIR_+1);
sfrw(PJDIR, PJDIR_);
#define PJREN_ 0x0326 /* Port J Resistor Enable */
sfrb(PJREN_L , PJREN_);
sfrb(PJREN_H , PJREN_+1);
sfrw(PJREN, PJREN_);
#define PJDS_ 0x0328 /* Port J Resistor Drive Strenght */
sfrb(PJDS_L , PJDS_);
sfrb(PJDS_H , PJDS_+1);
sfrw(PJDS, PJDS_);
#define PJSEL0_ 0x032A /* Port J Selection 0 */
sfrb(PJSEL0_L , PJSEL0_);
sfrb(PJSEL0_H , PJSEL0_+1);
sfrw(PJSEL0, PJSEL0_);
#define PJSEL1_ 0x032C /* Port J Selection 1 */
sfrb(PJSEL1_L , PJSEL1_);
sfrb(PJSEL1_H , PJSEL1_+1);
sfrw(PJSEL1, PJSEL1_);
#define PJSELC_ 0x0330 /* Port J Complement Selection */
sfrb(PJSELC_L , PJSELC_);
sfrb(PJSELC_H , PJSELC_+1);
sfrw(PJSELC, PJSELC_);
/************************************************************
* Shared Reference
************************************************************/
#define __MSP430_HAS_REF__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_REF__ 0x01B0
#define REFCTL0_ 0x01B0 /* REF Shared Reference control register 0 */
sfrb(REFCTL0_L , REFCTL0_);
sfrb(REFCTL0_H , REFCTL0_+1);
sfrw(REFCTL0, REFCTL0_);
/* REFCTL0 Control Bits */
#define REFON (0x0001) /* REF Reference On */
//#define RESERVED (0x0002) /* Reserved */
//#define RESERVED (0x0004) /* Reserved */
#define REFTCOFF (0x0008) /* REF Temp.Sensor off */
#define REFVSEL0 (0x0010) /* REF Reference Voltage Level Select Bit:0 */
#define REFVSEL1 (0x0020) /* REF Reference Voltage Level Select Bit:1 */
//#define RESERVED (0x0040) /* Reserved */
//#define RESERVED (0x0080) /* Reserved */
#define REFGENACT (0x0100) /* REF Reference generator active */
#define REFBGACT (0x0200) /* REF Reference bandgap active */
#define REFGENBUSY (0x0400) /* REF Reference generator busy */
#define BGMODE (0x0800) /* REF Bandgap mode */
//#define RESERVED (0x1000) /* Reserved */
//#define RESERVED (0x2000) /* Reserved */
//#define RESERVED (0x4000) /* Reserved */
//#define RESERVED (0x8000) /* Reserved */
/* REFCTL0 Control Bits */
#define REFON_L (0x0001) /* REF Reference On */
//#define RESERVED (0x0002) /* Reserved */
//#define RESERVED (0x0004) /* Reserved */
#define REFTCOFF_L (0x0008) /* REF Temp.Sensor off */
#define REFVSEL0_L (0x0010) /* REF Reference Voltage Level Select Bit:0 */
#define REFVSEL1_L (0x0020) /* REF Reference Voltage Level Select Bit:1 */
//#define RESERVED (0x0040) /* Reserved */
//#define RESERVED (0x0080) /* Reserved */
//#define RESERVED (0x1000) /* Reserved */
//#define RESERVED (0x2000) /* Reserved */
//#define RESERVED (0x4000) /* Reserved */
//#define RESERVED (0x8000) /* Reserved */
/* REFCTL0 Control Bits */
//#define RESERVED (0x0002) /* Reserved */
//#define RESERVED (0x0004) /* Reserved */
//#define RESERVED (0x0040) /* Reserved */
//#define RESERVED (0x0080) /* Reserved */
#define REFGENACT_H (0x0001) /* REF Reference generator active */
#define REFBGACT_H (0x0002) /* REF Reference bandgap active */
#define REFGENBUSY_H (0x0004) /* REF Reference generator busy */
#define BGMODE_H (0x0008) /* REF Bandgap mode */
//#define RESERVED (0x1000) /* Reserved */
//#define RESERVED (0x2000) /* Reserved */
//#define RESERVED (0x4000) /* Reserved */
//#define RESERVED (0x8000) /* Reserved */
#define REFVSEL_0 (0x0000) /* REF Reference Voltage Level Select 1.5V */
#define REFVSEL_1 (0x0010) /* REF Reference Voltage Level Select 2.0V */
#define REFVSEL_2 (0x0020) /* REF Reference Voltage Level Select 2.5V */
#define REFVSEL_3 (0x0030) /* REF Reference Voltage Level Select 2.5V */
/************************************************************
* Real Time Clock
************************************************************/
#define __MSP430_HAS_RTC_B__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_RTC_B__ 0x04A0
#define RTCCTL01_ 0x04A0 /* Real Timer Control 0/1 */
sfrb(RTCCTL01_L , RTCCTL01_);
sfrb(RTCCTL01_H , RTCCTL01_+1);
sfrw(RTCCTL01, RTCCTL01_);
#define RTCCTL23_ 0x04A2 /* Real Timer Control 2/3 */
sfrb(RTCCTL23_L , RTCCTL23_);
sfrb(RTCCTL23_H , RTCCTL23_+1);
sfrw(RTCCTL23, RTCCTL23_);
#define RTCPS0CTL_ 0x04A8 /* Real Timer Prescale Timer 0 Control */
sfrb(RTCPS0CTL_L , RTCPS0CTL_);
sfrb(RTCPS0CTL_H , RTCPS0CTL_+1);
sfrw(RTCPS0CTL, RTCPS0CTL_);
#define RTCPS1CTL_ 0x04AA /* Real Timer Prescale Timer 1 Control */
sfrb(RTCPS1CTL_L , RTCPS1CTL_);
sfrb(RTCPS1CTL_H , RTCPS1CTL_+1);
sfrw(RTCPS1CTL, RTCPS1CTL_);
#define RTCPS_ 0x04AC /* Real Timer Prescale Timer Control */
sfrb(RTCPS_L , RTCPS_);
sfrb(RTCPS_H , RTCPS_+1);
sfrw(RTCPS, RTCPS_);
#define RTCIV_ 0x04AE /* Real Time Clock Interrupt Vector */
sfrw(RTCIV, RTCIV_);
#define RTCTIM0_ 0x04B0 /* Real Time Clock Time 0 */
sfrb(RTCTIM0_L , RTCTIM0_);
sfrb(RTCTIM0_H , RTCTIM0_+1);
sfrw(RTCTIM0, RTCTIM0_);
#define RTCTIM1_ 0x04B2 /* Real Time Clock Time 1 */
sfrb(RTCTIM1_L , RTCTIM1_);
sfrb(RTCTIM1_H , RTCTIM1_+1);
sfrw(RTCTIM1, RTCTIM1_);
#define RTCDATE_ 0x04B4 /* Real Time Clock Date */
sfrb(RTCDATE_L , RTCDATE_);
sfrb(RTCDATE_H , RTCDATE_+1);
sfrw(RTCDATE, RTCDATE_);
#define RTCYEAR_ 0x04B6 /* Real Time Clock Year */
sfrb(RTCYEAR_L , RTCYEAR_);
sfrb(RTCYEAR_H , RTCYEAR_+1);
sfrw(RTCYEAR, RTCYEAR_);
#define RTCAMINHR_ 0x04B8 /* Real Time Clock Alarm Min/Hour */
sfrb(RTCAMINHR_L , RTCAMINHR_);
sfrb(RTCAMINHR_H , RTCAMINHR_+1);
sfrw(RTCAMINHR, RTCAMINHR_);
#define RTCADOWDAY_ 0x04BA /* Real Time Clock Alarm day of week/day */
sfrb(RTCADOWDAY_L , RTCADOWDAY_);
sfrb(RTCADOWDAY_H , RTCADOWDAY_+1);
sfrw(RTCADOWDAY, RTCADOWDAY_);
#define BIN2BCD_ 0x04BC /* Real Time Binary-to-BCD conversion register */
sfrw(BIN2BCD, BIN2BCD_);
#define BCD2BIN_ 0x04BE /* Real Time BCD-to-binary conversion register */
sfrw(BCD2BIN, BCD2BIN_);
#define RTCCTL0 RTCCTL01_L /* Real Time Clock Control 0 */
#define RTCCTL1 RTCCTL01_H /* Real Time Clock Control 1 */
#define RTCCTL2 RTCCTL23_L /* Real Time Clock Control 2 */
#define RTCCTL3 RTCCTL23_H /* Real Time Clock Control 3 */
#define RTCNT12 RTCTIM0
#define RTCNT34 RTCTIM1
#define RTCNT1 RTCTIM0_L
#define RTCNT2 RTCTIM0_H
#define RTCNT3 RTCTIM1_L
#define RTCNT4 RTCTIM1_H
#define RTCSEC RTCTIM0_L
#define RTCMIN RTCTIM0_H
#define RTCHOUR RTCTIM1_L
#define RTCDOW RTCTIM1_H
#define RTCDAY RTCDATE_L
#define RTCMON RTCDATE_H
#define RTCYEARL RTCYEAR_L
#define RTCYEARH RTCYEAR_H
#define RT0PS RTCPS_L
#define RT1PS RTCPS_H
#define RTCAMIN RTCAMINHR_L /* Real Time Clock Alarm Min */
#define RTCAHOUR RTCAMINHR_H /* Real Time Clock Alarm Hour */
#define RTCADOW RTCADOWDAY_L /* Real Time Clock Alarm day of week */
#define RTCADAY RTCADOWDAY_H /* Real Time Clock Alarm day */
/* RTCCTL01 Control Bits */
#define RTCBCD (0x8000) /* RTC BCD 0:Binary / 1:BCD */
#define RTCHOLD (0x4000) /* RTC Hold */
//#define RESERVED (0x2000) /* RESERVED */
#define RTCRDY (0x1000) /* RTC Ready */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x0400) /* RESERVED */
#define RTCTEV1 (0x0200) /* RTC Time Event 1 */
#define RTCTEV0 (0x0100) /* RTC Time Event 0 */
#define RTCOFIE (0x0080) /* RTC 32kHz cyrstal oscillator fault interrupt enable */
#define RTCTEVIE (0x0040) /* RTC Time Event Interrupt Enable Flag */
#define RTCAIE (0x0020) /* RTC Alarm Interrupt Enable Flag */
#define RTCRDYIE (0x0010) /* RTC Ready Interrupt Enable Flag */
#define RTCOFIFG (0x0008) /* RTC 32kHz cyrstal oscillator fault interrupt flag */
#define RTCTEVIFG (0x0004) /* RTC Time Event Interrupt Flag */
#define RTCAIFG (0x0002) /* RTC Alarm Interrupt Flag */
#define RTCRDYIFG (0x0001) /* RTC Ready Interrupt Flag */
/* RTCCTL01 Control Bits */
//#define RESERVED (0x2000) /* RESERVED */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x0400) /* RESERVED */
#define RTCOFIE_L (0x0080) /* RTC 32kHz cyrstal oscillator fault interrupt enable */
#define RTCTEVIE_L (0x0040) /* RTC Time Event Interrupt Enable Flag */
#define RTCAIE_L (0x0020) /* RTC Alarm Interrupt Enable Flag */
#define RTCRDYIE_L (0x0010) /* RTC Ready Interrupt Enable Flag */
#define RTCOFIFG_L (0x0008) /* RTC 32kHz cyrstal oscillator fault interrupt flag */
#define RTCTEVIFG_L (0x0004) /* RTC Time Event Interrupt Flag */
#define RTCAIFG_L (0x0002) /* RTC Alarm Interrupt Flag */
#define RTCRDYIFG_L (0x0001) /* RTC Ready Interrupt Flag */
/* RTCCTL01 Control Bits */
#define RTCBCD_H (0x0080) /* RTC BCD 0:Binary / 1:BCD */
#define RTCHOLD_H (0x0040) /* RTC Hold */
//#define RESERVED (0x2000) /* RESERVED */
#define RTCRDY_H (0x0010) /* RTC Ready */
//#define RESERVED (0x0800) /* RESERVED */
//#define RESERVED (0x0400) /* RESERVED */
#define RTCTEV1_H (0x0002) /* RTC Time Event 1 */
#define RTCTEV0_H (0x0001) /* RTC Time Event 0 */
#define RTCTEV_0 (0x0000) /* RTC Time Event: 0 (Min. changed) */
#define RTCTEV_1 (0x0100) /* RTC Time Event: 1 (Hour changed) */
#define RTCTEV_2 (0x0200) /* RTC Time Event: 2 (12:00 changed) */
#define RTCTEV_3 (0x0300) /* RTC Time Event: 3 (00:00 changed) */
#define RTCTEV__MIN (0x0000) /* RTC Time Event: 0 (Min. changed) */
#define RTCTEV__HOUR (0x0100) /* RTC Time Event: 1 (Hour changed) */
#define RTCTEV__0000 (0x0200) /* RTC Time Event: 2 (00:00 changed) */
#define RTCTEV__1200 (0x0300) /* RTC Time Event: 3 (12:00 changed) */
/* RTCCTL23 Control Bits */
#define RTCCALF1 (0x0200) /* RTC Calibration Frequency Bit 1 */
#define RTCCALF0 (0x0100) /* RTC Calibration Frequency Bit 0 */
#define RTCCALS (0x0080) /* RTC Calibration Sign */
//#define Reserved (0x0040)
#define RTCCAL5 (0x0020) /* RTC Calibration Bit 5 */
#define RTCCAL4 (0x0010) /* RTC Calibration Bit 4 */
#define RTCCAL3 (0x0008) /* RTC Calibration Bit 3 */
#define RTCCAL2 (0x0004) /* RTC Calibration Bit 2 */
#define RTCCAL1 (0x0002) /* RTC Calibration Bit 1 */
#define RTCCAL0 (0x0001) /* RTC Calibration Bit 0 */
/* RTCCTL23 Control Bits */
#define RTCCALS_L (0x0080) /* RTC Calibration Sign */
//#define Reserved (0x0040)
#define RTCCAL5_L (0x0020) /* RTC Calibration Bit 5 */
#define RTCCAL4_L (0x0010) /* RTC Calibration Bit 4 */
#define RTCCAL3_L (0x0008) /* RTC Calibration Bit 3 */
#define RTCCAL2_L (0x0004) /* RTC Calibration Bit 2 */
#define RTCCAL1_L (0x0002) /* RTC Calibration Bit 1 */
#define RTCCAL0_L (0x0001) /* RTC Calibration Bit 0 */
/* RTCCTL23 Control Bits */
#define RTCCALF1_H (0x0002) /* RTC Calibration Frequency Bit 1 */
#define RTCCALF0_H (0x0001) /* RTC Calibration Frequency Bit 0 */
//#define Reserved (0x0040)
#define RTCCALF_0 (0x0000) /* RTC Calibration Frequency: No Output */
#define RTCCALF_1 (0x0100) /* RTC Calibration Frequency: 512 Hz */
#define RTCCALF_2 (0x0200) /* RTC Calibration Frequency: 256 Hz */
#define RTCCALF_3 (0x0300) /* RTC Calibration Frequency: 1 Hz */
/* RTCPS0CTL Control Bits */
//#define Reserved (0x0080)
//#define Reserved (0x0040)
//#define Reserved (0x0020)
#define RT0IP2 (0x0010) /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */
#define RT0IP1 (0x0008) /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */
#define RT0IP0 (0x0004) /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */
#define RT0PSIE (0x0002) /* RTC Prescale Timer 0 Interrupt Enable Flag */
#define RT0PSIFG (0x0001) /* RTC Prescale Timer 0 Interrupt Flag */
/* RTCPS0CTL Control Bits */
//#define Reserved (0x0080)
//#define Reserved (0x0040)
//#define Reserved (0x0020)
#define RT0IP2_L (0x0010) /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */
#define RT0IP1_L (0x0008) /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */
#define RT0IP0_L (0x0004) /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */
#define RT0PSIE_L (0x0002) /* RTC Prescale Timer 0 Interrupt Enable Flag */
#define RT0PSIFG_L (0x0001) /* RTC Prescale Timer 0 Interrupt Flag */
/* RTCPS0CTL Control Bits */
//#define Reserved (0x0080)
//#define Reserved (0x0040)
//#define Reserved (0x0020)
#define RT0IP_0 (0x0000) /* RTC Prescale Timer 0 Interrupt Interval /2 */
#define RT0IP_1 (0x0004) /* RTC Prescale Timer 0 Interrupt Interval /4 */
#define RT0IP_2 (0x0008) /* RTC Prescale Timer 0 Interrupt Interval /8 */
#define RT0IP_3 (0x000C) /* RTC Prescale Timer 0 Interrupt Interval /16 */
#define RT0IP_4 (0x0010) /* RTC Prescale Timer 0 Interrupt Interval /32 */
#define RT0IP_5 (0x0014) /* RTC Prescale Timer 0 Interrupt Interval /64 */
#define RT0IP_6 (0x0018) /* RTC Prescale Timer 0 Interrupt Interval /128 */
#define RT0IP_7 (0x001C) /* RTC Prescale Timer 0 Interrupt Interval /256 */
#define RT0IP__2 (0x0000) /* RTC Prescale Timer 0 Interrupt Interval /2 */
#define RT0IP__4 (0x0004) /* RTC Prescale Timer 0 Interrupt Interval /4 */
#define RT0IP__8 (0x0008) /* RTC Prescale Timer 0 Interrupt Interval /8 */
#define RT0IP__16 (0x000C) /* RTC Prescale Timer 0 Interrupt Interval /16 */
#define RT0IP__32 (0x0010) /* RTC Prescale Timer 0 Interrupt Interval /32 */
#define RT0IP__64 (0x0014) /* RTC Prescale Timer 0 Interrupt Interval /64 */
#define RT0IP__128 (0x0018) /* RTC Prescale Timer 0 Interrupt Interval /128 */
#define RT0IP__256 (0x001C) /* RTC Prescale Timer 0 Interrupt Interval /256 */
/* RTCPS1CTL Control Bits */
//#define Reserved (0x0080)
//#define Reserved (0x0040)
//#define Reserved (0x0020)
#define RT1IP2 (0x0010) /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */
#define RT1IP1 (0x0008) /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */
#define RT1IP0 (0x0004) /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */
#define RT1PSIE (0x0002) /* RTC Prescale Timer 1 Interrupt Enable Flag */
#define RT1PSIFG (0x0001) /* RTC Prescale Timer 1 Interrupt Flag */
/* RTCPS1CTL Control Bits */
//#define Reserved (0x0080)
//#define Reserved (0x0040)
//#define Reserved (0x0020)
#define RT1IP2_L (0x0010) /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */
#define RT1IP1_L (0x0008) /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */
#define RT1IP0_L (0x0004) /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */
#define RT1PSIE_L (0x0002) /* RTC Prescale Timer 1 Interrupt Enable Flag */
#define RT1PSIFG_L (0x0001) /* RTC Prescale Timer 1 Interrupt Flag */
/* RTCPS1CTL Control Bits */
//#define Reserved (0x0080)
//#define Reserved (0x0040)
//#define Reserved (0x0020)
#define RT1IP_0 (0x0000) /* RTC Prescale Timer 1 Interrupt Interval /2 */
#define RT1IP_1 (0x0004) /* RTC Prescale Timer 1 Interrupt Interval /4 */
#define RT1IP_2 (0x0008) /* RTC Prescale Timer 1 Interrupt Interval /8 */
#define RT1IP_3 (0x000C) /* RTC Prescale Timer 1 Interrupt Interval /16 */
#define RT1IP_4 (0x0010) /* RTC Prescale Timer 1 Interrupt Interval /32 */
#define RT1IP_5 (0x0014) /* RTC Prescale Timer 1 Interrupt Interval /64 */
#define RT1IP_6 (0x0018) /* RTC Prescale Timer 1 Interrupt Interval /128 */
#define RT1IP_7 (0x001C) /* RTC Prescale Timer 1 Interrupt Interval /256 */
#define RT1IP__2 (0x0000) /* RTC Prescale Timer 1 Interrupt Interval /2 */
#define RT1IP__4 (0x0004) /* RTC Prescale Timer 1 Interrupt Interval /4 */
#define RT1IP__8 (0x0008) /* RTC Prescale Timer 1 Interrupt Interval /8 */
#define RT1IP__16 (0x000C) /* RTC Prescale Timer 1 Interrupt Interval /16 */
#define RT1IP__32 (0x0010) /* RTC Prescale Timer 1 Interrupt Interval /32 */
#define RT1IP__64 (0x0014) /* RTC Prescale Timer 1 Interrupt Interval /64 */
#define RT1IP__128 (0x0018) /* RTC Prescale Timer 1 Interrupt Interval /128 */
#define RT1IP__256 (0x001C) /* RTC Prescale Timer 1 Interrupt Interval /256 */
/* RTC Definitions */
#define RTCIV_NONE (0x0000) /* No Interrupt pending */
#define RTCIV_RTCRDYIFG (0x0002) /* RTC ready: RTCRDYIFG */
#define RTCIV_RTCTEVIFG (0x0004) /* RTC interval timer: RTCTEVIFG */
#define RTCIV_RTCAIFG (0x0006) /* RTC user alarm: RTCAIFG */
#define RTCIV_RT0PSIFG (0x0008) /* RTC prescaler 0: RT0PSIFG */
#define RTCIV_RT1PSIFG (0x000A) /* RTC prescaler 1: RT1PSIFG */
#define RTCIV_RTCOFIFG (0x000C) /* RTC Oscillator fault */
/* Legacy Definitions */
#define RTC_NONE (0x0000) /* No Interrupt pending */
#define RTC_RTCRDYIFG (0x0002) /* RTC ready: RTCRDYIFG */
#define RTC_RTCTEVIFG (0x0004) /* RTC interval timer: RTCTEVIFG */
#define RTC_RTCAIFG (0x0006) /* RTC user alarm: RTCAIFG */
#define RTC_RT0PSIFG (0x0008) /* RTC prescaler 0: RT0PSIFG */
#define RTC_RT1PSIFG (0x000A) /* RTC prescaler 1: RT1PSIFG */
#define RTC_RTCOFIFG (0x000C) /* RTC Oscillator fault */
/************************************************************
* SFR - Special Function Register Module
************************************************************/
#define __MSP430_HAS_SFR__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_SFR__ 0x0100
#define SFRIE1_ 0x0100 /* Interrupt Enable 1 */
sfrb(SFRIE1_L , SFRIE1_);
sfrb(SFRIE1_H , SFRIE1_+1);
sfrw(SFRIE1, SFRIE1_);
/* SFRIE1 Control Bits */
#define WDTIE (0x0001) /* WDT Interrupt Enable */
#define OFIE (0x0002) /* Osc Fault Enable */
//#define Reserved (0x0004)
#define VMAIE (0x0008) /* Vacant Memory Interrupt Enable */
#define NMIIE (0x0010) /* NMI Interrupt Enable */
#define JMBINIE (0x0040) /* JTAG Mail Box input Interrupt Enable */
#define JMBOUTIE (0x0080) /* JTAG Mail Box output Interrupt Enable */
#define WDTIE_L (0x0001) /* WDT Interrupt Enable */
#define OFIE_L (0x0002) /* Osc Fault Enable */
//#define Reserved (0x0004)
#define VMAIE_L (0x0008) /* Vacant Memory Interrupt Enable */
#define NMIIE_L (0x0010) /* NMI Interrupt Enable */
#define JMBINIE_L (0x0040) /* JTAG Mail Box input Interrupt Enable */
#define JMBOUTIE_L (0x0080) /* JTAG Mail Box output Interrupt Enable */
//#define Reserved (0x0004)
#define SFRIFG1_ 0x0102 /* Interrupt Flag 1 */
sfrb(SFRIFG1_L , SFRIFG1_);
sfrb(SFRIFG1_H , SFRIFG1_+1);
sfrw(SFRIFG1, SFRIFG1_);
/* SFRIFG1 Control Bits */
#define WDTIFG (0x0001) /* WDT Interrupt Flag */
#define OFIFG (0x0002) /* Osc Fault Flag */
//#define Reserved (0x0004)
#define VMAIFG (0x0008) /* Vacant Memory Interrupt Flag */
#define NMIIFG (0x0010) /* NMI Interrupt Flag */
//#define Reserved (0x0020)
#define JMBINIFG (0x0040) /* JTAG Mail Box input Interrupt Flag */
#define JMBOUTIFG (0x0080) /* JTAG Mail Box output Interrupt Flag */
#define WDTIFG_L (0x0001) /* WDT Interrupt Flag */
#define OFIFG_L (0x0002) /* Osc Fault Flag */
//#define Reserved (0x0004)
#define VMAIFG_L (0x0008) /* Vacant Memory Interrupt Flag */
#define NMIIFG_L (0x0010) /* NMI Interrupt Flag */
//#define Reserved (0x0020)
#define JMBINIFG_L (0x0040) /* JTAG Mail Box input Interrupt Flag */
#define JMBOUTIFG_L (0x0080) /* JTAG Mail Box output Interrupt Flag */
//#define Reserved (0x0004)
//#define Reserved (0x0020)
#define SFRRPCR_ 0x0104 /* RESET Pin Control Register */
sfrb(SFRRPCR_L , SFRRPCR_);
sfrb(SFRRPCR_H , SFRRPCR_+1);
sfrw(SFRRPCR, SFRRPCR_);
/* SFRRPCR Control Bits */
#define SYSNMI (0x0001) /* NMI select */
#define SYSNMIIES (0x0002) /* NMI edge select */
#define SYSRSTUP (0x0004) /* RESET Pin pull down/up select */
#define SYSRSTRE (0x0008) /* RESET Pin Resistor enable */
#define SYSNMI_L (0x0001) /* NMI select */
#define SYSNMIIES_L (0x0002) /* NMI edge select */
#define SYSRSTUP_L (0x0004) /* RESET Pin pull down/up select */
#define SYSRSTRE_L (0x0008) /* RESET Pin Resistor enable */
/************************************************************
* SYS - System Module
************************************************************/
#define __MSP430_HAS_SYS__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_SYS__ 0x0180
#define SYSCTL_ 0x0180 /* System control */
sfrb(SYSCTL_L , SYSCTL_);
sfrb(SYSCTL_H , SYSCTL_+1);
sfrw(SYSCTL, SYSCTL_);
#define SYSBSLC_ 0x0182 /* Boot strap configuration area */
sfrb(SYSBSLC_L , SYSBSLC_);
sfrb(SYSBSLC_H , SYSBSLC_+1);
sfrw(SYSBSLC, SYSBSLC_);
#define SYSJMBC_ 0x0186 /* JTAG mailbox control */
sfrb(SYSJMBC_L , SYSJMBC_);
sfrb(SYSJMBC_H , SYSJMBC_+1);
sfrw(SYSJMBC, SYSJMBC_);
#define SYSJMBI0_ 0x0188 /* JTAG mailbox input 0 */
sfrb(SYSJMBI0_L , SYSJMBI0_);
sfrb(SYSJMBI0_H , SYSJMBI0_+1);
sfrw(SYSJMBI0, SYSJMBI0_);
#define SYSJMBI1_ 0x018A /* JTAG mailbox input 1 */
sfrb(SYSJMBI1_L , SYSJMBI1_);
sfrb(SYSJMBI1_H , SYSJMBI1_+1);
sfrw(SYSJMBI1, SYSJMBI1_);
#define SYSJMBO0_ 0x018C /* JTAG mailbox output 0 */
sfrb(SYSJMBO0_L , SYSJMBO0_);
sfrb(SYSJMBO0_H , SYSJMBO0_+1);
sfrw(SYSJMBO0, SYSJMBO0_);
#define SYSJMBO1_ 0x018E /* JTAG mailbox output 1 */
sfrb(SYSJMBO1_L , SYSJMBO1_);
sfrb(SYSJMBO1_H , SYSJMBO1_+1);
sfrw(SYSJMBO1, SYSJMBO1_);
#define SYSBERRIV_ 0x0198 /* Bus Error vector generator */
sfrb(SYSBERRIV_L , SYSBERRIV_);
sfrb(SYSBERRIV_H , SYSBERRIV_+1);
sfrw(SYSBERRIV, SYSBERRIV_);
#define SYSUNIV_ 0x019A /* User NMI vector generator */
sfrb(SYSUNIV_L , SYSUNIV_);
sfrb(SYSUNIV_H , SYSUNIV_+1);
sfrw(SYSUNIV, SYSUNIV_);
#define SYSSNIV_ 0x019C /* System NMI vector generator */
sfrb(SYSSNIV_L , SYSSNIV_);
sfrb(SYSSNIV_H , SYSSNIV_+1);
sfrw(SYSSNIV, SYSSNIV_);
#define SYSRSTIV_ 0x019E /* Reset vector generator */
sfrb(SYSRSTIV_L , SYSRSTIV_);
sfrb(SYSRSTIV_H , SYSRSTIV_+1);
sfrw(SYSRSTIV, SYSRSTIV_);
/* SYSCTL Control Bits */
#define SYSRIVECT (0x0001) /* SYS - RAM based interrupt vectors */
//#define RESERVED (0x0002) /* SYS - Reserved */
#define SYSPMMPE (0x0004) /* SYS - PMM access protect */
//#define RESERVED (0x0008) /* SYS - Reserved */
#define SYSBSLIND (0x0010) /* SYS - TCK/RST indication detected */
#define SYSJTAGPIN (0x0020) /* SYS - Dedicated JTAG pins enabled */
//#define RESERVED (0x0040) /* SYS - Reserved */
//#define RESERVED (0x0080) /* SYS - Reserved */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
//#define RESERVED (0x4000) /* SYS - Reserved */
//#define RESERVED (0x8000) /* SYS - Reserved */
/* SYSCTL Control Bits */
#define SYSRIVECT_L (0x0001) /* SYS - RAM based interrupt vectors */
//#define RESERVED (0x0002) /* SYS - Reserved */
#define SYSPMMPE_L (0x0004) /* SYS - PMM access protect */
//#define RESERVED (0x0008) /* SYS - Reserved */
#define SYSBSLIND_L (0x0010) /* SYS - TCK/RST indication detected */
#define SYSJTAGPIN_L (0x0020) /* SYS - Dedicated JTAG pins enabled */
//#define RESERVED (0x0040) /* SYS - Reserved */
//#define RESERVED (0x0080) /* SYS - Reserved */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
//#define RESERVED (0x4000) /* SYS - Reserved */
//#define RESERVED (0x8000) /* SYS - Reserved */
/* SYSCTL Control Bits */
//#define RESERVED (0x0002) /* SYS - Reserved */
//#define RESERVED (0x0008) /* SYS - Reserved */
//#define RESERVED (0x0040) /* SYS - Reserved */
//#define RESERVED (0x0080) /* SYS - Reserved */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
//#define RESERVED (0x4000) /* SYS - Reserved */
//#define RESERVED (0x8000) /* SYS - Reserved */
/* SYSBSLC Control Bits */
#define SYSBSLSIZE0 (0x0001) /* SYS - BSL Protection Size 0 */
#define SYSBSLSIZE1 (0x0002) /* SYS - BSL Protection Size 1 */
#define SYSBSLR (0x0004) /* SYS - RAM assigned to BSL */
//#define RESERVED (0x0008) /* SYS - Reserved */
//#define RESERVED (0x0010) /* SYS - Reserved */
//#define RESERVED (0x0020) /* SYS - Reserved */
//#define RESERVED (0x0040) /* SYS - Reserved */
//#define RESERVED (0x0080) /* SYS - Reserved */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
#define SYSBSLOFF (0x4000) /* SYS - BSL Memeory disabled */
#define SYSBSLPE (0x8000) /* SYS - BSL Memory protection enabled */
/* SYSBSLC Control Bits */
#define SYSBSLSIZE0_L (0x0001) /* SYS - BSL Protection Size 0 */
#define SYSBSLSIZE1_L (0x0002) /* SYS - BSL Protection Size 1 */
#define SYSBSLR_L (0x0004) /* SYS - RAM assigned to BSL */
//#define RESERVED (0x0008) /* SYS - Reserved */
//#define RESERVED (0x0010) /* SYS - Reserved */
//#define RESERVED (0x0020) /* SYS - Reserved */
//#define RESERVED (0x0040) /* SYS - Reserved */
//#define RESERVED (0x0080) /* SYS - Reserved */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
/* SYSBSLC Control Bits */
//#define RESERVED (0x0008) /* SYS - Reserved */
//#define RESERVED (0x0010) /* SYS - Reserved */
//#define RESERVED (0x0020) /* SYS - Reserved */
//#define RESERVED (0x0040) /* SYS - Reserved */
//#define RESERVED (0x0080) /* SYS - Reserved */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
#define SYSBSLOFF_H (0x0040) /* SYS - BSL Memeory disabled */
#define SYSBSLPE_H (0x0080) /* SYS - BSL Memory protection enabled */
/* SYSJMBC Control Bits */
#define JMBIN0FG (0x0001) /* SYS - Incoming JTAG Mailbox 0 Flag */
#define JMBIN1FG (0x0002) /* SYS - Incoming JTAG Mailbox 1 Flag */
#define JMBOUT0FG (0x0004) /* SYS - Outgoing JTAG Mailbox 0 Flag */
#define JMBOUT1FG (0x0008) /* SYS - Outgoing JTAG Mailbox 1 Flag */
#define JMBMODE (0x0010) /* SYS - JMB 16/32 Bit Mode */
//#define RESERVED (0x0020) /* SYS - Reserved */
#define JMBCLR0OFF (0x0040) /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */
#define JMBCLR1OFF (0x0080) /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
//#define RESERVED (0x4000) /* SYS - Reserved */
//#define RESERVED (0x8000) /* SYS - Reserved */
/* SYSJMBC Control Bits */
#define JMBIN0FG_L (0x0001) /* SYS - Incoming JTAG Mailbox 0 Flag */
#define JMBIN1FG_L (0x0002) /* SYS - Incoming JTAG Mailbox 1 Flag */
#define JMBOUT0FG_L (0x0004) /* SYS - Outgoing JTAG Mailbox 0 Flag */
#define JMBOUT1FG_L (0x0008) /* SYS - Outgoing JTAG Mailbox 1 Flag */
#define JMBMODE_L (0x0010) /* SYS - JMB 16/32 Bit Mode */
//#define RESERVED (0x0020) /* SYS - Reserved */
#define JMBCLR0OFF_L (0x0040) /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */
#define JMBCLR1OFF_L (0x0080) /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
//#define RESERVED (0x4000) /* SYS - Reserved */
//#define RESERVED (0x8000) /* SYS - Reserved */
/* SYSJMBC Control Bits */
//#define RESERVED (0x0020) /* SYS - Reserved */
//#define RESERVED (0x0100) /* SYS - Reserved */
//#define RESERVED (0x0200) /* SYS - Reserved */
//#define RESERVED (0x0400) /* SYS - Reserved */
//#define RESERVED (0x0800) /* SYS - Reserved */
//#define RESERVED (0x1000) /* SYS - Reserved */
//#define RESERVED (0x2000) /* SYS - Reserved */
//#define RESERVED (0x4000) /* SYS - Reserved */
//#define RESERVED (0x8000) /* SYS - Reserved */
/* SYSUNIV Definitions */
#define SYSUNIV_NONE (0x0000) /* No Interrupt pending */
#define SYSUNIV_NMIIFG (0x0002) /* SYSUNIV : NMIIFG */
#define SYSUNIV_OFIFG (0x0004) /* SYSUNIV : Osc. Fail - OFIFG */
/* SYSSNIV Definitions */
#define SYSSNIV_NONE (0x0000) /* No Interrupt pending */
#define SYSSNIV_DBDIFG (0x0002) /* SYSSNIV : FRAM Double bit Error */
#define SYSSNIV_ACCTIMIFG (0x0004) /* SYSSNIV : Access time error */
#define SYSSNIV_MPUSEGIIFG (0x0006) /* SYSSNIV : MPUSEGIIFG violation */
#define SYSSNIV_MPUSEG1IFG (0x0008) /* SYSSNIV : MPUSEG1IFG violation */
#define SYSSNIV_MPUSEG2IFG (0x000A) /* SYSSNIV : MPUSEG2IFG violation */
#define SYSSNIV_MPUSEG3IFG (0x000C) /* SYSSNIV : MPUSEG3IFG violation */
#define SYSSNIV_ACCVIFG (0x000E) /* SYSSNIV : Access violation */
#define SYSSNIV_VMAIFG (0x0010) /* SYSSNIV : VMAIFG */
#define SYSSNIV_JMBINIFG (0x0012) /* SYSSNIV : JMBINIFG */
#define SYSSNIV_JMBOUTIFG (0x0014) /* SYSSNIV : JMBOUTIFG */
#define SYSSNIV_SBDIFG (0x0016) /* SYSSNIV : FRAM Single Bit error */
/* SYSRSTIV Definitions */
#define SYSRSTIV_NONE (0x0000) /* No Interrupt pending */
#define SYSRSTIV_BOR (0x0002) /* SYSRSTIV : BOR */
#define SYSRSTIV_RSTNMI (0x0004) /* SYSRSTIV : RST/NMI */
#define SYSRSTIV_DOBOR (0x0006) /* SYSRSTIV : Do BOR */
#define SYSRSTIV_LPM5WU (0x0008) /* SYSRSTIV : Port LPM5 Wake Up */
#define SYSRSTIV_SECYV (0x000A) /* SYSRSTIV : Security violation */
#define SYSRSTIV_SVSLIFG (0x000C) /* SYSRSTIV : SVSLIFG */
#define SYSRSTIV_SVSHIFG (0x000E) /* SYSRSTIV : SVSHIFG */
#define SYSRSTIV_RES10 (0x0010) /* SYSRSTIV : Reserved */
#define SYSRSTIV_RES12 (0x0012) /* SYSRSTIV : Reserved */
#define SYSRSTIV_DOPOR (0x0014) /* SYSRSTIV : Do POR */
#define SYSRSTIV_WDTTO (0x0016) /* SYSRSTIV : WDT Time out */
#define SYSRSTIV_WDTKEY (0x0018) /* SYSRSTIV : WDTKEY violation */
#define SYSRSTIV_FRCTLPW (0x001A) /* SYSRSTIV : FRAM Key violation */
#define SYSRSTIV_DBDIFG (0x001C) /* SYSRSTIV : FRAM Double bit Error */
#define SYSRSTIV_PERF (0x001E) /* SYSRSTIV : peripheral/config area fetch */
#define SYSRSTIV_PMMKEY (0x0020) /* SYSRSTIV : PMMKEY violation */
#define SYSRSTIV_MPUKEY (0x0022) /* SYSRSTIV : MPUKEY violation */
#define SYSRSTIV_CSKEY (0x0024) /* SYSRSTIV : CSKEY violation */
#define SYSRSTIV_MPUSEGIIFG (0x0026) /* SYSRSTIV : MPUSEGIIFG violation */
#define SYSRSTIV_MPUSEG1IFG (0x0028) /* SYSRSTIV : MPUSEG1IFG violation */
#define SYSRSTIV_MPUSEG2IFG (0x002A) /* SYSRSTIV : MPUSEG2IFG violation */
#define SYSRSTIV_MPUSEG3IFG (0x002C) /* SYSRSTIV : MPUSEG3IFG violation */
/************************************************************
* Timer0_A3
************************************************************/
#define __MSP430_HAS_T0A3__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_T0A3__ 0x0340
#define TA0CTL_ 0x0340 /* Timer0_A3 Control */
sfrw(TA0CTL, TA0CTL_);
#define TA0CCTL0_ 0x0342 /* Timer0_A3 Capture/Compare Control 0 */
sfrw(TA0CCTL0, TA0CCTL0_);
#define TA0CCTL1_ 0x0344 /* Timer0_A3 Capture/Compare Control 1 */
sfrw(TA0CCTL1, TA0CCTL1_);
#define TA0CCTL2_ 0x0346 /* Timer0_A3 Capture/Compare Control 2 */
sfrw(TA0CCTL2, TA0CCTL2_);
#define TA0R_ 0x0350 /* Timer0_A3 */
sfrw(TA0R, TA0R_);
#define TA0CCR0_ 0x0352 /* Timer0_A3 Capture/Compare 0 */
sfrw(TA0CCR0, TA0CCR0_);
#define TA0CCR1_ 0x0354 /* Timer0_A3 Capture/Compare 1 */
sfrw(TA0CCR1, TA0CCR1_);
#define TA0CCR2_ 0x0356 /* Timer0_A3 Capture/Compare 2 */
sfrw(TA0CCR2, TA0CCR2_);
#define TA0IV_ 0x036E /* Timer0_A3 Interrupt Vector Word */
sfrw(TA0IV, TA0IV_);
#define TA0EX0_ 0x0360 /* Timer0_A3 Expansion Register 0 */
sfrw(TA0EX0, TA0EX0_);
/* TAxCTL Control Bits */
#define TASSEL1 (0x0200) /* Timer A clock source select 1 */
#define TASSEL0 (0x0100) /* Timer A clock source select 0 */
#define ID1 (0x0080) /* Timer A clock input divider 1 */
#define ID0 (0x0040) /* Timer A clock input divider 0 */
#define MC1 (0x0020) /* Timer A mode control 1 */
#define MC0 (0x0010) /* Timer A mode control 0 */
#define TACLR (0x0004) /* Timer A counter clear */
#define TAIE (0x0002) /* Timer A counter interrupt enable */
#define TAIFG (0x0001) /* Timer A counter interrupt flag */
#define MC_0 (0x0000) /* Timer A mode control: 0 - Stop */
#define MC_1 (0x0010) /* Timer A mode control: 1 - Up to CCR0 */
#define MC_2 (0x0020) /* Timer A mode control: 2 - Continuous up */
#define MC_3 (0x0030) /* Timer A mode control: 3 - Up/Down */
#define ID_0 (0x0000) /* Timer A input divider: 0 - /1 */
#define ID_1 (0x0040) /* Timer A input divider: 1 - /2 */
#define ID_2 (0x0080) /* Timer A input divider: 2 - /4 */
#define ID_3 (0x00C0) /* Timer A input divider: 3 - /8 */
#define TASSEL_0 (0x0000) /* Timer A clock source select: 0 - TACLK */
#define TASSEL_1 (0x0100) /* Timer A clock source select: 1 - ACLK */
#define TASSEL_2 (0x0200) /* Timer A clock source select: 2 - SMCLK */
#define TASSEL_3 (0x0300) /* Timer A clock source select: 3 - INCLK */
#define MC__STOP (0x0000) /* Timer A mode control: 0 - Stop */
#define MC__UP (0x0010) /* Timer A mode control: 1 - Up to CCR0 */
#define MC__CONTINUOUS (0x0020) /* Timer A mode control: 2 - Continuous up */
#define MC__CONTINOUS (0x0020) /* Legacy define */
#define MC__UPDOWN (0x0030) /* Timer A mode control: 3 - Up/Down */
#define ID__1 (0x0000) /* Timer A input divider: 0 - /1 */
#define ID__2 (0x0040) /* Timer A input divider: 1 - /2 */
#define ID__4 (0x0080) /* Timer A input divider: 2 - /4 */
#define ID__8 (0x00C0) /* Timer A input divider: 3 - /8 */
#define TASSEL__TACLK (0x0000) /* Timer A clock source select: 0 - TACLK */
#define TASSEL__ACLK (0x0100) /* Timer A clock source select: 1 - ACLK */
#define TASSEL__SMCLK (0x0200) /* Timer A clock source select: 2 - SMCLK */
#define TASSEL__INCLK (0x0300) /* Timer A clock source select: 3 - INCLK */
/* TAxCCTLx Control Bits */
#define CM1 (0x8000) /* Capture mode 1 */
#define CM0 (0x4000) /* Capture mode 0 */
#define CCIS1 (0x2000) /* Capture input select 1 */
#define CCIS0 (0x1000) /* Capture input select 0 */
#define SCS (0x0800) /* Capture sychronize */
#define SCCI (0x0400) /* Latched capture signal (read) */
#define CAP (0x0100) /* Capture mode: 1 /Compare mode : 0 */
#define OUTMOD2 (0x0080) /* Output mode 2 */
#define OUTMOD1 (0x0040) /* Output mode 1 */
#define OUTMOD0 (0x0020) /* Output mode 0 */
#define CCIE (0x0010) /* Capture/compare interrupt enable */
#define CCI (0x0008) /* Capture input signal (read) */
#define OUT (0x0004) /* PWM Output signal if output mode 0 */
#define COV (0x0002) /* Capture/compare overflow flag */
#define CCIFG (0x0001) /* Capture/compare interrupt flag */
#define OUTMOD_0 (0x0000) /* PWM output mode: 0 - output only */
#define OUTMOD_1 (0x0020) /* PWM output mode: 1 - set */
#define OUTMOD_2 (0x0040) /* PWM output mode: 2 - PWM toggle/reset */
#define OUTMOD_3 (0x0060) /* PWM output mode: 3 - PWM set/reset */
#define OUTMOD_4 (0x0080) /* PWM output mode: 4 - toggle */
#define OUTMOD_5 (0x00A0) /* PWM output mode: 5 - Reset */
#define OUTMOD_6 (0x00C0) /* PWM output mode: 6 - PWM toggle/set */
#define OUTMOD_7 (0x00E0) /* PWM output mode: 7 - PWM reset/set */
#define CCIS_0 (0x0000) /* Capture input select: 0 - CCIxA */
#define CCIS_1 (0x1000) /* Capture input select: 1 - CCIxB */
#define CCIS_2 (0x2000) /* Capture input select: 2 - GND */
#define CCIS_3 (0x3000) /* Capture input select: 3 - Vcc */
#define CM_0 (0x0000) /* Capture mode: 0 - disabled */
#define CM_1 (0x4000) /* Capture mode: 1 - pos. edge */
#define CM_2 (0x8000) /* Capture mode: 1 - neg. edge */
#define CM_3 (0xC000) /* Capture mode: 1 - both edges */
/* TAxEX0 Control Bits */
#define TAIDEX0 (0x0001) /* Timer A Input divider expansion Bit: 0 */
#define TAIDEX1 (0x0002) /* Timer A Input divider expansion Bit: 1 */
#define TAIDEX2 (0x0004) /* Timer A Input divider expansion Bit: 2 */
#define TAIDEX_0 (0x0000) /* Timer A Input divider expansion : /1 */
#define TAIDEX_1 (0x0001) /* Timer A Input divider expansion : /2 */
#define TAIDEX_2 (0x0002) /* Timer A Input divider expansion : /3 */
#define TAIDEX_3 (0x0003) /* Timer A Input divider expansion : /4 */
#define TAIDEX_4 (0x0004) /* Timer A Input divider expansion : /5 */
#define TAIDEX_5 (0x0005) /* Timer A Input divider expansion : /6 */
#define TAIDEX_6 (0x0006) /* Timer A Input divider expansion : /7 */
#define TAIDEX_7 (0x0007) /* Timer A Input divider expansion : /8 */
/* T0A3IV Definitions */
#define TA0IV_NONE (0x0000) /* No Interrupt pending */
#define TA0IV_TA0CCR1 (0x0002) /* TA0CCR1_CCIFG */
#define TA0IV_TA0CCR2 (0x0004) /* TA0CCR2_CCIFG */
#define TA0IV_3 (0x0006) /* Reserved */
#define TA0IV_4 (0x0008) /* Reserved */
#define TA0IV_5 (0x000A) /* Reserved */
#define TA0IV_6 (0x000C) /* Reserved */
#define TA0IV_TA0IFG (0x000E) /* TA0IFG */
/************************************************************
* Timer1_A3
************************************************************/
#define __MSP430_HAS_T1A3__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_T1A3__ 0x0380
#define TA1CTL_ 0x0380 /* Timer1_A3 Control */
sfrw(TA1CTL, TA1CTL_);
#define TA1CCTL0_ 0x0382 /* Timer1_A3 Capture/Compare Control 0 */
sfrw(TA1CCTL0, TA1CCTL0_);
#define TA1CCTL1_ 0x0384 /* Timer1_A3 Capture/Compare Control 1 */
sfrw(TA1CCTL1, TA1CCTL1_);
#define TA1CCTL2_ 0x0386 /* Timer1_A3 Capture/Compare Control 2 */
sfrw(TA1CCTL2, TA1CCTL2_);
#define TA1R_ 0x0390 /* Timer1_A3 */
sfrw(TA1R, TA1R_);
#define TA1CCR0_ 0x0392 /* Timer1_A3 Capture/Compare 0 */
sfrw(TA1CCR0, TA1CCR0_);
#define TA1CCR1_ 0x0394 /* Timer1_A3 Capture/Compare 1 */
sfrw(TA1CCR1, TA1CCR1_);
#define TA1CCR2_ 0x0396 /* Timer1_A3 Capture/Compare 2 */
sfrw(TA1CCR2, TA1CCR2_);
#define TA1IV_ 0x03AE /* Timer1_A3 Interrupt Vector Word */
sfrw(TA1IV, TA1IV_);
#define TA1EX0_ 0x03A0 /* Timer1_A3 Expansion Register 0 */
sfrw(TA1EX0, TA1EX0_);
/* Bits are already defined within the Timer0_Ax */
/* TA1IV Definitions */
#define TA1IV_NONE (0x0000) /* No Interrupt pending */
#define TA1IV_TA1CCR1 (0x0002) /* TA1CCR1_CCIFG */
#define TA1IV_TA1CCR2 (0x0004) /* TA1CCR2_CCIFG */
#define TA1IV_3 (0x0006) /* Reserved */
#define TA1IV_4 (0x0008) /* Reserved */
#define TA1IV_5 (0x000A) /* Reserved */
#define TA1IV_6 (0x000C) /* Reserved */
#define TA1IV_TA1IFG (0x000E) /* TA1IFG */
/************************************************************
* Timer0_B3
************************************************************/
#define __MSP430_HAS_T0B3__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_T0B3__ 0x03C0
#define TB0CTL_ 0x03C0 /* Timer0_B7 Control */
sfrw(TB0CTL, TB0CTL_);
#define TB0CCTL0_ 0x03C2 /* Timer0_B7 Capture/Compare Control 0 */
sfrw(TB0CCTL0, TB0CCTL0_);
#define TB0CCTL1_ 0x03C4 /* Timer0_B7 Capture/Compare Control 1 */
sfrw(TB0CCTL1, TB0CCTL1_);
#define TB0CCTL2_ 0x03C6 /* Timer0_B7 Capture/Compare Control 2 */
sfrw(TB0CCTL2, TB0CCTL2_);
#define TB0R_ 0x03D0 /* Timer0_B7 */
sfrw(TB0R, TB0R_);
#define TB0CCR0_ 0x03D2 /* Timer0_B7 Capture/Compare 0 */
sfrw(TB0CCR0, TB0CCR0_);
#define TB0CCR1_ 0x03D4 /* Timer0_B7 Capture/Compare 1 */
sfrw(TB0CCR1, TB0CCR1_);
#define TB0CCR2_ 0x03D6 /* Timer0_B7 Capture/Compare 2 */
sfrw(TB0CCR2, TB0CCR2_);
#define TB0EX0_ 0x03E0 /* Timer0_B7 Expansion Register 0 */
sfrw(TB0EX0, TB0EX0_);
#define TB0IV_ 0x03EE /* Timer0_B7 Interrupt Vector Word */
sfrw(TB0IV, TB0IV_);
/* Legacy Type Definitions for TimerB */
#define TBCTL TB0CTL /* Timer0_B7 Control */
#define TBCCTL0 TB0CCTL0 /* Timer0_B7 Capture/Compare Control 0 */
#define TBCCTL1 TB0CCTL1 /* Timer0_B7 Capture/Compare Control 1 */
#define TBCCTL2 TB0CCTL2 /* Timer0_B7 Capture/Compare Control 2 */
#define TBR TB0R /* Timer0_B7 */
#define TBCCR0 TB0CCR0 /* Timer0_B7 Capture/Compare 0 */
#define TBCCR1 TB0CCR1 /* Timer0_B7 Capture/Compare 1 */
#define TBCCR2 TB0CCR2 /* Timer0_B7 Capture/Compare 2 */
#define TBEX0 TB0EX0 /* Timer0_B7 Expansion Register 0 */
#define TBIV TB0IV /* Timer0_B7 Interrupt Vector Word */
#define TIMERB1_VECTOR TIMER0_B1_VECTOR /* Timer0_B7 CC1-6, TB */
#define TIMERB0_VECTOR TIMER0_B0_VECTOR /* Timer0_B7 CC0 */
/* TBxCTL Control Bits */
#define TBCLGRP1 (0x4000) /* Timer0_B7 Compare latch load group 1 */
#define TBCLGRP0 (0x2000) /* Timer0_B7 Compare latch load group 0 */
#define CNTL1 (0x1000) /* Counter lenght 1 */
#define CNTL0 (0x0800) /* Counter lenght 0 */
#define TBSSEL1 (0x0200) /* Clock source 1 */
#define TBSSEL0 (0x0100) /* Clock source 0 */
#define TBCLR (0x0004) /* Timer0_B7 counter clear */
#define TBIE (0x0002) /* Timer0_B7 interrupt enable */
#define TBIFG (0x0001) /* Timer0_B7 interrupt flag */
#define SHR1 (0x4000) /* Timer0_B7 Compare latch load group 1 */
#define SHR0 (0x2000) /* Timer0_B7 Compare latch load group 0 */
#define TBSSEL_0 (0x0000) /* Clock Source: TBCLK */
#define TBSSEL_1 (0x0100) /* Clock Source: ACLK */
#define TBSSEL_2 (0x0200) /* Clock Source: SMCLK */
#define TBSSEL_3 (0x0300) /* Clock Source: INCLK */
#define CNTL_0 (0x0000) /* Counter lenght: 16 bit */
#define CNTL_1 (0x0800) /* Counter lenght: 12 bit */
#define CNTL_2 (0x1000) /* Counter lenght: 10 bit */
#define CNTL_3 (0x1800) /* Counter lenght: 8 bit */
#define SHR_0 (0x0000) /* Timer0_B7 Group: 0 - individually */
#define SHR_1 (0x2000) /* Timer0_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */
#define SHR_2 (0x4000) /* Timer0_B7 Group: 2 - 2 groups (1-3, 4-6)*/
#define SHR_3 (0x6000) /* Timer0_B7 Group: 3 - 1 group (all) */
#define TBCLGRP_0 (0x0000) /* Timer0_B7 Group: 0 - individually */
#define TBCLGRP_1 (0x2000) /* Timer0_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */
#define TBCLGRP_2 (0x4000) /* Timer0_B7 Group: 2 - 2 groups (1-3, 4-6)*/
#define TBCLGRP_3 (0x6000) /* Timer0_B7 Group: 3 - 1 group (all) */
#define TBSSEL__TACLK (0x0000) /* Timer0_B7 clock source select: 0 - TACLK */
#define TBSSEL__ACLK (0x0100) /* Timer0_B7 clock source select: 1 - ACLK */
#define TBSSEL__SMCLK (0x0200) /* Timer0_B7 clock source select: 2 - SMCLK */
#define TBSSEL__INCLK (0x0300) /* Timer0_B7 clock source select: 3 - INCLK */
#define CNTL__16 (0x0000) /* Counter lenght: 16 bit */
#define CNTL__12 (0x0800) /* Counter lenght: 12 bit */
#define CNTL__10 (0x1000) /* Counter lenght: 10 bit */
#define CNTL__8 (0x1800) /* Counter lenght: 8 bit */
/* Additional Timer B Control Register bits are defined in Timer A */
/* TBxCCTLx Control Bits */
#define CLLD1 (0x0400) /* Compare latch load source 1 */
#define CLLD0 (0x0200) /* Compare latch load source 0 */
#define SLSHR1 (0x0400) /* Compare latch load source 1 */
#define SLSHR0 (0x0200) /* Compare latch load source 0 */
#define SLSHR_0 (0x0000) /* Compare latch load sourec : 0 - immediate */
#define SLSHR_1 (0x0200) /* Compare latch load sourec : 1 - TBR counts to 0 */
#define SLSHR_2 (0x0400) /* Compare latch load sourec : 2 - up/down */
#define SLSHR_3 (0x0600) /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */
#define CLLD_0 (0x0000) /* Compare latch load sourec : 0 - immediate */
#define CLLD_1 (0x0200) /* Compare latch load sourec : 1 - TBR counts to 0 */
#define CLLD_2 (0x0400) /* Compare latch load sourec : 2 - up/down */
#define CLLD_3 (0x0600) /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */
/* TBxEX0 Control Bits */
#define TBIDEX0 (0x0001) /* Timer0_B7 Input divider expansion Bit: 0 */
#define TBIDEX1 (0x0002) /* Timer0_B7 Input divider expansion Bit: 1 */
#define TBIDEX2 (0x0004) /* Timer0_B7 Input divider expansion Bit: 2 */
#define TBIDEX_0 (0x0000) /* Timer0_B7 Input divider expansion : /1 */
#define TBIDEX_1 (0x0001) /* Timer0_B7 Input divider expansion : /2 */
#define TBIDEX_2 (0x0002) /* Timer0_B7 Input divider expansion : /3 */
#define TBIDEX_3 (0x0003) /* Timer0_B7 Input divider expansion : /4 */
#define TBIDEX_4 (0x0004) /* Timer0_B7 Input divider expansion : /5 */
#define TBIDEX_5 (0x0005) /* Timer0_B7 Input divider expansion : /6 */
#define TBIDEX_6 (0x0006) /* Timer0_B7 Input divider expansion : /7 */
#define TBIDEX_7 (0x0007) /* Timer0_B7 Input divider expansion : /8 */
#define TBIDEX__1 (0x0000) /* Timer0_B7 Input divider expansion : /1 */
#define TBIDEX__2 (0x0001) /* Timer0_B7 Input divider expansion : /2 */
#define TBIDEX__3 (0x0002) /* Timer0_B7 Input divider expansion : /3 */
#define TBIDEX__4 (0x0003) /* Timer0_B7 Input divider expansion : /4 */
#define TBIDEX__5 (0x0004) /* Timer0_B7 Input divider expansion : /5 */
#define TBIDEX__6 (0x0005) /* Timer0_B7 Input divider expansion : /6 */
#define TBIDEX__7 (0x0006) /* Timer0_B7 Input divider expansion : /7 */
#define TBIDEX__8 (0x0007) /* Timer0_B7 Input divider expansion : /8 */
/* TB0IV Definitions */
#define TB0IV_NONE (0x0000) /* No Interrupt pending */
#define TB0IV_TB1CCR1 (0x0002) /* TBCCR1_CCIFG */
#define TB0IV_TB1CCR2 (0x0004) /* TBCCR2_CCIFG */
#define TB0IV_3 (0x0006) /* Reserved */
#define TB0IV_4 (0x0008) /* Reserved */
#define TB0IV_5 (0x000A) /* Reserved */
#define TB0IV_6 (0x000C) /* Reserved */
#define TB0IV_TB0IFG (0x000E) /* TBIFG */
/************************************************************
* USCI A0
************************************************************/
#define __MSP430_HAS_EUSCI_A0__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_EUSCI_A0__ 0x05C0
#define UCA0CTLW0_ 0x05C0 /* USCI A0 Control Word Register 0 */
sfrb(UCA0CTLW0_L , UCA0CTLW0_);
sfrb(UCA0CTLW0_H , UCA0CTLW0_+1);
sfrw(UCA0CTLW0, UCA0CTLW0_);
#define UCA0CTL1 UCA0CTLW0_L /* USCI A0 Control Register 1 */
#define UCA0CTL0 UCA0CTLW0_H /* USCI A0 Control Register 0 */
#define UCA0CTLW1_ 0x05C2 /* USCI A0 Control Word Register 1 */
sfrb(UCA0CTLW1_L , UCA0CTLW1_);
sfrb(UCA0CTLW1_H , UCA0CTLW1_+1);
sfrw(UCA0CTLW1, UCA0CTLW1_);
#define UCA0BRW_ 0x05C6 /* USCI A0 Baud Word Rate 0 */
sfrb(UCA0BRW_L , UCA0BRW_);
sfrb(UCA0BRW_H , UCA0BRW_+1);
sfrw(UCA0BRW, UCA0BRW_);
#define UCA0BR0 UCA0BRW_L /* USCI A0 Baud Rate 0 */
#define UCA0BR1 UCA0BRW_H /* USCI A0 Baud Rate 1 */
#define UCA0MCTLW_ 0x05C8 /* USCI A0 Modulation Control */
sfrb(UCA0MCTLW_L , UCA0MCTLW_);
sfrb(UCA0MCTLW_H , UCA0MCTLW_+1);
sfrw(UCA0MCTLW, UCA0MCTLW_);
#define UCA0STATW_ 0x05CA /* USCI A0 Status Register */
sfrb(UCA0STATW, UCA0STATW_);
#define UCA0RXBUF_ 0x05CC /* USCI A0 Receive Buffer */
const_sfrb(UCA0RXBUF_L , UCA0RXBUF_);
const_sfrb(UCA0RXBUF_H , UCA0RXBUF_+1);
const_sfrw(UCA0RXBUF, UCA0RXBUF_);
#define UCA0TXBUF_ 0x05CE /* USCI A0 Transmit Buffer */
sfrb(UCA0TXBUF_L , UCA0TXBUF_);
sfrb(UCA0TXBUF_H , UCA0TXBUF_+1);
sfrw(UCA0TXBUF, UCA0TXBUF_);
#define UCA0ABCTL_ 0x05D0 /* USCI A0 LIN Control */
sfrb(UCA0ABCTL, UCA0ABCTL_);
#define UCA0IRCTL_ 0x05D2 /* USCI A0 IrDA Transmit Control */
sfrb(UCA0IRCTL_L , UCA0IRCTL_);
sfrb(UCA0IRCTL_H , UCA0IRCTL_+1);
sfrw(UCA0IRCTL, UCA0IRCTL_);
#define UCA0IRTCTL UCA0IRCTL_L /* USCI A0 IrDA Transmit Control */
#define UCA0IRRCTL UCA0IRCTL_H /* USCI A0 IrDA Receive Control */
#define UCA0IE_ 0x05DA /* USCI A0 Interrupt Enable Register */
sfrb(UCA0IE_L , UCA0IE_);
sfrb(UCA0IE_H , UCA0IE_+1);
sfrw(UCA0IE, UCA0IE_);
#define UCA0IFG_ 0x05DC /* USCI A0 Interrupt Flags Register */
sfrb(UCA0IFG_L , UCA0IFG_);
sfrb(UCA0IFG_H , UCA0IFG_+1);
sfrw(UCA0IFG, UCA0IFG_);
#define UCA0IV_ 0x05DE /* USCI A0 Interrupt Vector Register */
sfrw(UCA0IV, UCA0IV_);
/************************************************************
* USCI B0
************************************************************/
#define __MSP430_HAS_EUSCI_B0__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_EUSCI_B0__ 0x0640
#define UCB0CTLW0_ 0x0640 /* USCI B0 Control Word Register 0 */
sfrb(UCB0CTLW0_L , UCB0CTLW0_);
sfrb(UCB0CTLW0_H , UCB0CTLW0_+1);
sfrw(UCB0CTLW0, UCB0CTLW0_);
#define UCB0CTL1 UCB0CTLW0_L /* USCI B0 Control Register 1 */
#define UCB0CTL0 UCB0CTLW0_H /* USCI B0 Control Register 0 */
#define UCB0CTLW1_ 0x0642 /* USCI B0 Control Word Register 1 */
sfrb(UCB0CTLW1_L , UCB0CTLW1_);
sfrb(UCB0CTLW1_H , UCB0CTLW1_+1);
sfrw(UCB0CTLW1, UCB0CTLW1_);
#define UCB0BRW_ 0x0646 /* USCI B0 Baud Word Rate 0 */
sfrb(UCB0BRW_L , UCB0BRW_);
sfrb(UCB0BRW_H , UCB0BRW_+1);
sfrw(UCB0BRW, UCB0BRW_);
#define UCB0BR0 UCB0BRW_L /* USCI B0 Baud Rate 0 */
#define UCB0BR1 UCB0BRW_H /* USCI B0 Baud Rate 1 */
#define UCB0STATW_ 0x0648 /* USCI B0 Status Word Register */
sfrb(UCB0STATW_L , UCB0STATW_);
sfrb(UCB0STATW_H , UCB0STATW_+1);
sfrw(UCB0STATW, UCB0STATW_);
#define UCB0STAT UCB0STATW_L /* USCI B0 Status Register */
#define UCB0BCNT UCB0STATW_H /* USCI B0 Byte Counter Register */
#define UCB0TBCNT_ 0x064A /* USCI B0 Byte Counter Threshold Register */
sfrb(UCB0TBCNT_L , UCB0TBCNT_);
sfrb(UCB0TBCNT_H , UCB0TBCNT_+1);
sfrw(UCB0TBCNT, UCB0TBCNT_);
#define UCB0RXBUF_ 0x064C /* USCI B0 Receive Buffer */
const_sfrb(UCB0RXBUF_L , UCB0RXBUF_);
const_sfrb(UCB0RXBUF_H , UCB0RXBUF_+1);
const_sfrw(UCB0RXBUF, UCB0RXBUF_);
#define UCB0TXBUF_ 0x064E /* USCI B0 Transmit Buffer */
sfrb(UCB0TXBUF_L , UCB0TXBUF_);
sfrb(UCB0TXBUF_H , UCB0TXBUF_+1);
sfrw(UCB0TXBUF, UCB0TXBUF_);
#define UCB0I2COA0_ 0x0654 /* USCI B0 I2C Own Address 0 */
sfrb(UCB0I2COA0_L , UCB0I2COA0_);
sfrb(UCB0I2COA0_H , UCB0I2COA0_+1);
sfrw(UCB0I2COA0, UCB0I2COA0_);
#define UCB0I2COA1_ 0x0656 /* USCI B0 I2C Own Address 1 */
sfrb(UCB0I2COA1_L , UCB0I2COA1_);
sfrb(UCB0I2COA1_H , UCB0I2COA1_+1);
sfrw(UCB0I2COA1, UCB0I2COA1_);
#define UCB0I2COA2_ 0x0658 /* USCI B0 I2C Own Address 2 */
sfrb(UCB0I2COA2_L , UCB0I2COA2_);
sfrb(UCB0I2COA2_H , UCB0I2COA2_+1);
sfrw(UCB0I2COA2, UCB0I2COA2_);
#define UCB0I2COA3_ 0x065A /* USCI B0 I2C Own Address 3 */
sfrb(UCB0I2COA3_L , UCB0I2COA3_);
sfrb(UCB0I2COA3_H , UCB0I2COA3_+1);
sfrw(UCB0I2COA3, UCB0I2COA3_);
#define UCB0ADDRX_ 0x065C /* USCI B0 Received Address Register */
sfrb(UCB0ADDRX_L , UCB0ADDRX_);
sfrb(UCB0ADDRX_H , UCB0ADDRX_+1);
sfrw(UCB0ADDRX, UCB0ADDRX_);
#define UCB0ADDMASK_ 0x065E /* USCI B0 Address Mask Register */
sfrb(UCB0ADDMASK_L , UCB0ADDMASK_);
sfrb(UCB0ADDMASK_H , UCB0ADDMASK_+1);
sfrw(UCB0ADDMASK, UCB0ADDMASK_);
#define UCB0I2CSA_ 0x0660 /* USCI B0 I2C Slave Address */
sfrb(UCB0I2CSA_L , UCB0I2CSA_);
sfrb(UCB0I2CSA_H , UCB0I2CSA_+1);
sfrw(UCB0I2CSA, UCB0I2CSA_);
#define UCB0IE_ 0x066A /* USCI B0 Interrupt Enable Register */
sfrb(UCB0IE_L , UCB0IE_);
sfrb(UCB0IE_H , UCB0IE_+1);
sfrw(UCB0IE, UCB0IE_);
#define UCB0IFG_ 0x066C /* USCI B0 Interrupt Flags Register */
sfrb(UCB0IFG_L , UCB0IFG_);
sfrb(UCB0IFG_H , UCB0IFG_+1);
sfrw(UCB0IFG, UCB0IFG_);
#define UCB0IV_ 0x066E /* USCI B0 Interrupt Vector Register */
sfrw(UCB0IV, UCB0IV_);
// UCAxCTLW0 UART-Mode Control Bits
#define UCPEN (0x8000) /* Async. Mode: Parity enable */
#define UCPAR (0x4000) /* Async. Mode: Parity 0:odd / 1:even */
#define UCMSB (0x2000) /* Async. Mode: MSB first 0:LSB / 1:MSB */
#define UC7BIT (0x1000) /* Async. Mode: Data Bits 0:8-bits / 1:7-bits */
#define UCSPB (0x0800) /* Async. Mode: Stop Bits 0:one / 1: two */
#define UCMODE1 (0x0400) /* Async. Mode: USCI Mode 1 */
#define UCMODE0 (0x0200) /* Async. Mode: USCI Mode 0 */
#define UCSYNC (0x0100) /* Sync-Mode 0:UART-Mode / 1:SPI-Mode */
#define UCSSEL1 (0x0080) /* USCI 0 Clock Source Select 1 */
#define UCSSEL0 (0x0040) /* USCI 0 Clock Source Select 0 */
#define UCRXEIE (0x0020) /* RX Error interrupt enable */
#define UCBRKIE (0x0010) /* Break interrupt enable */
#define UCDORM (0x0008) /* Dormant (Sleep) Mode */
#define UCTXADDR (0x0004) /* Send next Data as Address */
#define UCTXBRK (0x0002) /* Send next Data as Break */
#define UCSWRST (0x0001) /* USCI Software Reset */
// UCAxCTLW0 UART-Mode Control Bits
#define UCSSEL1_L (0x0080) /* USCI 0 Clock Source Select 1 */
#define UCSSEL0_L (0x0040) /* USCI 0 Clock Source Select 0 */
#define UCRXEIE_L (0x0020) /* RX Error interrupt enable */
#define UCBRKIE_L (0x0010) /* Break interrupt enable */
#define UCDORM_L (0x0008) /* Dormant (Sleep) Mode */
#define UCTXADDR_L (0x0004) /* Send next Data as Address */
#define UCTXBRK_L (0x0002) /* Send next Data as Break */
#define UCSWRST_L (0x0001) /* USCI Software Reset */
// UCAxCTLW0 UART-Mode Control Bits
#define UCPEN_H (0x0080) /* Async. Mode: Parity enable */
#define UCPAR_H (0x0040) /* Async. Mode: Parity 0:odd / 1:even */
#define UCMSB_H (0x0020) /* Async. Mode: MSB first 0:LSB / 1:MSB */
#define UC7BIT_H (0x0010) /* Async. Mode: Data Bits 0:8-bits / 1:7-bits */
#define UCSPB_H (0x0008) /* Async. Mode: Stop Bits 0:one / 1: two */
#define UCMODE1_H (0x0004) /* Async. Mode: USCI Mode 1 */
#define UCMODE0_H (0x0002) /* Async. Mode: USCI Mode 0 */
#define UCSYNC_H (0x0001) /* Sync-Mode 0:UART-Mode / 1:SPI-Mode */
// UCxxCTLW0 SPI-Mode Control Bits
#define UCCKPH (0x8000) /* Sync. Mode: Clock Phase */
#define UCCKPL (0x4000) /* Sync. Mode: Clock Polarity */
#define UCMST (0x0800) /* Sync. Mode: Master Select */
//#define res (0x0020) /* reserved */
//#define res (0x0010) /* reserved */
//#define res (0x0008) /* reserved */
//#define res (0x0004) /* reserved */
#define UCSTEM (0x0002) /* USCI STE Mode */
// UCBxCTLW0 I2C-Mode Control Bits
#define UCA10 (0x8000) /* 10-bit Address Mode */
#define UCSLA10 (0x4000) /* 10-bit Slave Address Mode */
#define UCMM (0x2000) /* Multi-Master Environment */
//#define res (0x1000) /* reserved */
//#define res (0x0100) /* reserved */
#define UCTXACK (0x0020) /* Transmit ACK */
#define UCTR (0x0010) /* Transmit/Receive Select/Flag */
#define UCTXNACK (0x0008) /* Transmit NACK */
#define UCTXSTP (0x0004) /* Transmit STOP */
#define UCTXSTT (0x0002) /* Transmit START */
// UCBxCTLW0 I2C-Mode Control Bits
//#define res (0x1000) /* reserved */
//#define res (0x0100) /* reserved */
#define UCTXACK_L (0x0020) /* Transmit ACK */
#define UCTR_L (0x0010) /* Transmit/Receive Select/Flag */
#define UCTXNACK_L (0x0008) /* Transmit NACK */
#define UCTXSTP_L (0x0004) /* Transmit STOP */
#define UCTXSTT_L (0x0002) /* Transmit START */
// UCBxCTLW0 I2C-Mode Control Bits
#define UCA10_H (0x0080) /* 10-bit Address Mode */
#define UCSLA10_H (0x0040) /* 10-bit Slave Address Mode */
#define UCMM_H (0x0020) /* Multi-Master Environment */
//#define res (0x1000) /* reserved */
//#define res (0x0100) /* reserved */
#define UCMODE_0 (0x0000) /* Sync. Mode: USCI Mode: 0 */
#define UCMODE_1 (0x0200) /* Sync. Mode: USCI Mode: 1 */
#define UCMODE_2 (0x0400) /* Sync. Mode: USCI Mode: 2 */
#define UCMODE_3 (0x0600) /* Sync. Mode: USCI Mode: 3 */
#define UCSSEL_0 (0x0000) /* USCI 0 Clock Source: 0 */
#define UCSSEL_1 (0x0040) /* USCI 0 Clock Source: 1 */
#define UCSSEL_2 (0x0080) /* USCI 0 Clock Source: 2 */
#define UCSSEL_3 (0x00C0) /* USCI 0 Clock Source: 3 */
#define UCSSEL__UCLK (0x0000) /* USCI 0 Clock Source: UCLK */
#define UCSSEL__ACLK (0x0040) /* USCI 0 Clock Source: ACLK */
#define UCSSEL__SMCLK (0x0080) /* USCI 0 Clock Source: SMCLK */
// UCAxCTLW1 UART-Mode Control Bits
#define UCGLIT1 (0x0002) /* USCI Deglitch Time Bit 1 */
#define UCGLIT0 (0x0001) /* USCI Deglitch Time Bit 0 */
// UCAxCTLW1 UART-Mode Control Bits
#define UCGLIT1_L (0x0002) /* USCI Deglitch Time Bit 1 */
#define UCGLIT0_L (0x0001) /* USCI Deglitch Time Bit 0 */
// UCAxCTLW1 UART-Mode Control Bits
// UCBxCTLW1 I2C-Mode Control Bits
#define UCETXINT (0x0100) /* USCI Early UCTXIFG0 */
#define UCCLTO1 (0x0080) /* USCI Clock low timeout Bit: 1 */
#define UCCLTO0 (0x0040) /* USCI Clock low timeout Bit: 0 */
#define UCSTPNACK (0x0020) /* USCI Acknowledge Stop last byte */
#define UCSWACK (0x0010) /* USCI Software controlled ACK */
#define UCASTP1 (0x0008) /* USCI Automatic Stop condition generation Bit: 1 */
#define UCASTP0 (0x0004) /* USCI Automatic Stop condition generation Bit: 0 */
#define UCGLIT1 (0x0002) /* USCI Deglitch time Bit: 1 */
#define UCGLIT0 (0x0001) /* USCI Deglitch time Bit: 0 */
// UCBxCTLW1 I2C-Mode Control Bits
#define UCCLTO1_L (0x0080) /* USCI Clock low timeout Bit: 1 */
#define UCCLTO0_L (0x0040) /* USCI Clock low timeout Bit: 0 */
#define UCSTPNACK_L (0x0020) /* USCI Acknowledge Stop last byte */
#define UCSWACK_L (0x0010) /* USCI Software controlled ACK */
#define UCASTP1_L (0x0008) /* USCI Automatic Stop condition generation Bit: 1 */
#define UCASTP0_L (0x0004) /* USCI Automatic Stop condition generation Bit: 0 */
#define UCGLIT1_L (0x0002) /* USCI Deglitch time Bit: 1 */
#define UCGLIT0_L (0x0001) /* USCI Deglitch time Bit: 0 */
// UCBxCTLW1 I2C-Mode Control Bits
#define UCETXINT_H (0x0001) /* USCI Early UCTXIFG0 */
#define UCGLIT_0 (0x0000) /* USCI Deglitch time: 0 */
#define UCGLIT_1 (0x0001) /* USCI Deglitch time: 1 */
#define UCGLIT_2 (0x0002) /* USCI Deglitch time: 2 */
#define UCGLIT_3 (0x0003) /* USCI Deglitch time: 3 */
#define UCASTP_0 (0x0000) /* USCI Automatic Stop condition generation: 0 */
#define UCASTP_1 (0x0004) /* USCI Automatic Stop condition generation: 1 */
#define UCASTP_2 (0x0008) /* USCI Automatic Stop condition generation: 2 */
#define UCASTP_3 (0x000C) /* USCI Automatic Stop condition generation: 3 */
#define UCCLTO_0 (0x0000) /* USCI Clock low timeout: 0 */
#define UCCLTO_1 (0x0040) /* USCI Clock low timeout: 1 */
#define UCCLTO_2 (0x0080) /* USCI Clock low timeout: 2 */
#define UCCLTO_3 (0x00C0) /* USCI Clock low timeout: 3 */
/* UCAxMCTLW Control Bits */
#define UCBRS7 (0x8000) /* USCI Second Stage Modulation Select 7 */
#define UCBRS6 (0x4000) /* USCI Second Stage Modulation Select 6 */
#define UCBRS5 (0x2000) /* USCI Second Stage Modulation Select 5 */
#define UCBRS4 (0x1000) /* USCI Second Stage Modulation Select 4 */
#define UCBRS3 (0x0800) /* USCI Second Stage Modulation Select 3 */
#define UCBRS2 (0x0400) /* USCI Second Stage Modulation Select 2 */
#define UCBRS1 (0x0200) /* USCI Second Stage Modulation Select 1 */
#define UCBRS0 (0x0100) /* USCI Second Stage Modulation Select 0 */
#define UCBRF3 (0x0080) /* USCI First Stage Modulation Select 3 */
#define UCBRF2 (0x0040) /* USCI First Stage Modulation Select 2 */
#define UCBRF1 (0x0020) /* USCI First Stage Modulation Select 1 */
#define UCBRF0 (0x0010) /* USCI First Stage Modulation Select 0 */
#define UCOS16 (0x0001) /* USCI 16-times Oversampling enable */
/* UCAxMCTLW Control Bits */
#define UCBRF3_L (0x0080) /* USCI First Stage Modulation Select 3 */
#define UCBRF2_L (0x0040) /* USCI First Stage Modulation Select 2 */
#define UCBRF1_L (0x0020) /* USCI First Stage Modulation Select 1 */
#define UCBRF0_L (0x0010) /* USCI First Stage Modulation Select 0 */
#define UCOS16_L (0x0001) /* USCI 16-times Oversampling enable */
/* UCAxMCTLW Control Bits */
#define UCBRS7_H (0x0080) /* USCI Second Stage Modulation Select 7 */
#define UCBRS6_H (0x0040) /* USCI Second Stage Modulation Select 6 */
#define UCBRS5_H (0x0020) /* USCI Second Stage Modulation Select 5 */
#define UCBRS4_H (0x0010) /* USCI Second Stage Modulation Select 4 */
#define UCBRS3_H (0x0008) /* USCI Second Stage Modulation Select 3 */
#define UCBRS2_H (0x0004) /* USCI Second Stage Modulation Select 2 */
#define UCBRS1_H (0x0002) /* USCI Second Stage Modulation Select 1 */
#define UCBRS0_H (0x0001) /* USCI Second Stage Modulation Select 0 */
#define UCBRF_0 (0x00) /* USCI First Stage Modulation: 0 */
#define UCBRF_1 (0x10) /* USCI First Stage Modulation: 1 */
#define UCBRF_2 (0x20) /* USCI First Stage Modulation: 2 */
#define UCBRF_3 (0x30) /* USCI First Stage Modulation: 3 */
#define UCBRF_4 (0x40) /* USCI First Stage Modulation: 4 */
#define UCBRF_5 (0x50) /* USCI First Stage Modulation: 5 */
#define UCBRF_6 (0x60) /* USCI First Stage Modulation: 6 */
#define UCBRF_7 (0x70) /* USCI First Stage Modulation: 7 */
#define UCBRF_8 (0x80) /* USCI First Stage Modulation: 8 */
#define UCBRF_9 (0x90) /* USCI First Stage Modulation: 9 */
#define UCBRF_10 (0xA0) /* USCI First Stage Modulation: A */
#define UCBRF_11 (0xB0) /* USCI First Stage Modulation: B */
#define UCBRF_12 (0xC0) /* USCI First Stage Modulation: C */
#define UCBRF_13 (0xD0) /* USCI First Stage Modulation: D */
#define UCBRF_14 (0xE0) /* USCI First Stage Modulation: E */
#define UCBRF_15 (0xF0) /* USCI First Stage Modulation: F */
/* UCAxSTATW Control Bits */
#define UCLISTEN (0x0080) /* USCI Listen mode */
#define UCFE (0x0040) /* USCI Frame Error Flag */
#define UCOE (0x0020) /* USCI Overrun Error Flag */
#define UCPE (0x0010) /* USCI Parity Error Flag */
#define UCBRK (0x0008) /* USCI Break received */
#define UCRXERR (0x0004) /* USCI RX Error Flag */
#define UCADDR (0x0002) /* USCI Address received Flag */
#define UCBUSY (0x0001) /* USCI Busy Flag */
#define UCIDLE (0x0002) /* USCI Idle line detected Flag */
/* UCBxSTATW I2C Control Bits */
#define UCBCNT7 (0x8000) /* USCI Byte Counter Bit 7 */
#define UCBCNT6 (0x4000) /* USCI Byte Counter Bit 6 */
#define UCBCNT5 (0x2000) /* USCI Byte Counter Bit 5 */
#define UCBCNT4 (0x1000) /* USCI Byte Counter Bit 4 */
#define UCBCNT3 (0x0800) /* USCI Byte Counter Bit 3 */
#define UCBCNT2 (0x0400) /* USCI Byte Counter Bit 2 */
#define UCBCNT1 (0x0200) /* USCI Byte Counter Bit 1 */
#define UCBCNT0 (0x0100) /* USCI Byte Counter Bit 0 */
#define UCSCLLOW (0x0040) /* SCL low */
#define UCGC (0x0020) /* General Call address received Flag */
#define UCBBUSY (0x0010) /* Bus Busy Flag */
/* UCBxTBCNT I2C Control Bits */
#define UCTBCNT7 (0x0080) /* USCI Byte Counter Bit 7 */
#define UCTBCNT6 (0x0040) /* USCI Byte Counter Bit 6 */
#define UCTBCNT5 (0x0020) /* USCI Byte Counter Bit 5 */
#define UCTBCNT4 (0x0010) /* USCI Byte Counter Bit 4 */
#define UCTBCNT3 (0x0008) /* USCI Byte Counter Bit 3 */
#define UCTBCNT2 (0x0004) /* USCI Byte Counter Bit 2 */
#define UCTBCNT1 (0x0002) /* USCI Byte Counter Bit 1 */
#define UCTBCNT0 (0x0001) /* USCI Byte Counter Bit 0 */
/* UCAxIRCTL Control Bits */
#define UCIRRXFL5 (0x8000) /* IRDA Receive Filter Length 5 */
#define UCIRRXFL4 (0x4000) /* IRDA Receive Filter Length 4 */
#define UCIRRXFL3 (0x2000) /* IRDA Receive Filter Length 3 */
#define UCIRRXFL2 (0x1000) /* IRDA Receive Filter Length 2 */
#define UCIRRXFL1 (0x0800) /* IRDA Receive Filter Length 1 */
#define UCIRRXFL0 (0x0400) /* IRDA Receive Filter Length 0 */
#define UCIRRXPL (0x0200) /* IRDA Receive Input Polarity */
#define UCIRRXFE (0x0100) /* IRDA Receive Filter enable */
#define UCIRTXPL5 (0x0080) /* IRDA Transmit Pulse Length 5 */
#define UCIRTXPL4 (0x0040) /* IRDA Transmit Pulse Length 4 */
#define UCIRTXPL3 (0x0020) /* IRDA Transmit Pulse Length 3 */
#define UCIRTXPL2 (0x0010) /* IRDA Transmit Pulse Length 2 */
#define UCIRTXPL1 (0x0008) /* IRDA Transmit Pulse Length 1 */
#define UCIRTXPL0 (0x0004) /* IRDA Transmit Pulse Length 0 */
#define UCIRTXCLK (0x0002) /* IRDA Transmit Pulse Clock Select */
#define UCIREN (0x0001) /* IRDA Encoder/Decoder enable */
/* UCAxIRCTL Control Bits */
#define UCIRTXPL5_L (0x0080) /* IRDA Transmit Pulse Length 5 */
#define UCIRTXPL4_L (0x0040) /* IRDA Transmit Pulse Length 4 */
#define UCIRTXPL3_L (0x0020) /* IRDA Transmit Pulse Length 3 */
#define UCIRTXPL2_L (0x0010) /* IRDA Transmit Pulse Length 2 */
#define UCIRTXPL1_L (0x0008) /* IRDA Transmit Pulse Length 1 */
#define UCIRTXPL0_L (0x0004) /* IRDA Transmit Pulse Length 0 */
#define UCIRTXCLK_L (0x0002) /* IRDA Transmit Pulse Clock Select */
#define UCIREN_L (0x0001) /* IRDA Encoder/Decoder enable */
/* UCAxIRCTL Control Bits */
#define UCIRRXFL5_H (0x0080) /* IRDA Receive Filter Length 5 */
#define UCIRRXFL4_H (0x0040) /* IRDA Receive Filter Length 4 */
#define UCIRRXFL3_H (0x0020) /* IRDA Receive Filter Length 3 */
#define UCIRRXFL2_H (0x0010) /* IRDA Receive Filter Length 2 */
#define UCIRRXFL1_H (0x0008) /* IRDA Receive Filter Length 1 */
#define UCIRRXFL0_H (0x0004) /* IRDA Receive Filter Length 0 */
#define UCIRRXPL_H (0x0002) /* IRDA Receive Input Polarity */
#define UCIRRXFE_H (0x0001) /* IRDA Receive Filter enable */
/* UCAxABCTL Control Bits */
//#define res (0x80) /* reserved */
//#define res (0x40) /* reserved */
#define UCDELIM1 (0x20) /* Break Sync Delimiter 1 */
#define UCDELIM0 (0x10) /* Break Sync Delimiter 0 */
#define UCSTOE (0x08) /* Sync-Field Timeout error */
#define UCBTOE (0x04) /* Break Timeout error */
//#define res (0x02) /* reserved */
#define UCABDEN (0x01) /* Auto Baud Rate detect enable */
/* UCBxI2COA0 Control Bits */
#define UCGCEN (0x8000) /* I2C General Call enable */
#define UCOAEN (0x0400) /* I2C Own Address enable */
#define UCOA9 (0x0200) /* I2C Own Address Bit 9 */
#define UCOA8 (0x0100) /* I2C Own Address Bit 8 */
#define UCOA7 (0x0080) /* I2C Own Address Bit 7 */
#define UCOA6 (0x0040) /* I2C Own Address Bit 6 */
#define UCOA5 (0x0020) /* I2C Own Address Bit 5 */
#define UCOA4 (0x0010) /* I2C Own Address Bit 4 */
#define UCOA3 (0x0008) /* I2C Own Address Bit 3 */
#define UCOA2 (0x0004) /* I2C Own Address Bit 2 */
#define UCOA1 (0x0002) /* I2C Own Address Bit 1 */
#define UCOA0 (0x0001) /* I2C Own Address Bit 0 */
/* UCBxI2COA0 Control Bits */
#define UCOA7_L (0x0080) /* I2C Own Address Bit 7 */
#define UCOA6_L (0x0040) /* I2C Own Address Bit 6 */
#define UCOA5_L (0x0020) /* I2C Own Address Bit 5 */
#define UCOA4_L (0x0010) /* I2C Own Address Bit 4 */
#define UCOA3_L (0x0008) /* I2C Own Address Bit 3 */
#define UCOA2_L (0x0004) /* I2C Own Address Bit 2 */
#define UCOA1_L (0x0002) /* I2C Own Address Bit 1 */
#define UCOA0_L (0x0001) /* I2C Own Address Bit 0 */
/* UCBxI2COA0 Control Bits */
#define UCGCEN_H (0x0080) /* I2C General Call enable */
#define UCOAEN_H (0x0004) /* I2C Own Address enable */
#define UCOA9_H (0x0002) /* I2C Own Address Bit 9 */
#define UCOA8_H (0x0001) /* I2C Own Address Bit 8 */
/* UCBxI2COAx Control Bits */
#define UCOAEN (0x0400) /* I2C Own Address enable */
#define UCOA9 (0x0200) /* I2C Own Address Bit 9 */
#define UCOA8 (0x0100) /* I2C Own Address Bit 8 */
#define UCOA7 (0x0080) /* I2C Own Address Bit 7 */
#define UCOA6 (0x0040) /* I2C Own Address Bit 6 */
#define UCOA5 (0x0020) /* I2C Own Address Bit 5 */
#define UCOA4 (0x0010) /* I2C Own Address Bit 4 */
#define UCOA3 (0x0008) /* I2C Own Address Bit 3 */
#define UCOA2 (0x0004) /* I2C Own Address Bit 2 */
#define UCOA1 (0x0002) /* I2C Own Address Bit 1 */
#define UCOA0 (0x0001) /* I2C Own Address Bit 0 */
/* UCBxI2COAx Control Bits */
#define UCOA7_L (0x0080) /* I2C Own Address Bit 7 */
#define UCOA6_L (0x0040) /* I2C Own Address Bit 6 */
#define UCOA5_L (0x0020) /* I2C Own Address Bit 5 */
#define UCOA4_L (0x0010) /* I2C Own Address Bit 4 */
#define UCOA3_L (0x0008) /* I2C Own Address Bit 3 */
#define UCOA2_L (0x0004) /* I2C Own Address Bit 2 */
#define UCOA1_L (0x0002) /* I2C Own Address Bit 1 */
#define UCOA0_L (0x0001) /* I2C Own Address Bit 0 */
/* UCBxI2COAx Control Bits */
#define UCOAEN_H (0x0004) /* I2C Own Address enable */
#define UCOA9_H (0x0002) /* I2C Own Address Bit 9 */
#define UCOA8_H (0x0001) /* I2C Own Address Bit 8 */
/* UCBxADDRX Control Bits */
#define UCADDRX9 (0x0200) /* I2C Receive Address Bit 9 */
#define UCADDRX8 (0x0100) /* I2C Receive Address Bit 8 */
#define UCADDRX7 (0x0080) /* I2C Receive Address Bit 7 */
#define UCADDRX6 (0x0040) /* I2C Receive Address Bit 6 */
#define UCADDRX5 (0x0020) /* I2C Receive Address Bit 5 */
#define UCADDRX4 (0x0010) /* I2C Receive Address Bit 4 */
#define UCADDRX3 (0x0008) /* I2C Receive Address Bit 3 */
#define UCADDRX2 (0x0004) /* I2C Receive Address Bit 2 */
#define UCADDRX1 (0x0002) /* I2C Receive Address Bit 1 */
#define UCADDRX0 (0x0001) /* I2C Receive Address Bit 0 */
/* UCBxADDRX Control Bits */
#define UCADDRX7_L (0x0080) /* I2C Receive Address Bit 7 */
#define UCADDRX6_L (0x0040) /* I2C Receive Address Bit 6 */
#define UCADDRX5_L (0x0020) /* I2C Receive Address Bit 5 */
#define UCADDRX4_L (0x0010) /* I2C Receive Address Bit 4 */
#define UCADDRX3_L (0x0008) /* I2C Receive Address Bit 3 */
#define UCADDRX2_L (0x0004) /* I2C Receive Address Bit 2 */
#define UCADDRX1_L (0x0002) /* I2C Receive Address Bit 1 */
#define UCADDRX0_L (0x0001) /* I2C Receive Address Bit 0 */
/* UCBxADDRX Control Bits */
#define UCADDRX9_H (0x0002) /* I2C Receive Address Bit 9 */
#define UCADDRX8_H (0x0001) /* I2C Receive Address Bit 8 */
/* UCBxADDMASK Control Bits */
#define UCADDMASK9 (0x0200) /* I2C Address Mask Bit 9 */
#define UCADDMASK8 (0x0100) /* I2C Address Mask Bit 8 */
#define UCADDMASK7 (0x0080) /* I2C Address Mask Bit 7 */
#define UCADDMASK6 (0x0040) /* I2C Address Mask Bit 6 */
#define UCADDMASK5 (0x0020) /* I2C Address Mask Bit 5 */
#define UCADDMASK4 (0x0010) /* I2C Address Mask Bit 4 */
#define UCADDMASK3 (0x0008) /* I2C Address Mask Bit 3 */
#define UCADDMASK2 (0x0004) /* I2C Address Mask Bit 2 */
#define UCADDMASK1 (0x0002) /* I2C Address Mask Bit 1 */
#define UCADDMASK0 (0x0001) /* I2C Address Mask Bit 0 */
/* UCBxADDMASK Control Bits */
#define UCADDMASK7_L (0x0080) /* I2C Address Mask Bit 7 */
#define UCADDMASK6_L (0x0040) /* I2C Address Mask Bit 6 */
#define UCADDMASK5_L (0x0020) /* I2C Address Mask Bit 5 */
#define UCADDMASK4_L (0x0010) /* I2C Address Mask Bit 4 */
#define UCADDMASK3_L (0x0008) /* I2C Address Mask Bit 3 */
#define UCADDMASK2_L (0x0004) /* I2C Address Mask Bit 2 */
#define UCADDMASK1_L (0x0002) /* I2C Address Mask Bit 1 */
#define UCADDMASK0_L (0x0001) /* I2C Address Mask Bit 0 */
/* UCBxADDMASK Control Bits */
#define UCADDMASK9_H (0x0002) /* I2C Address Mask Bit 9 */
#define UCADDMASK8_H (0x0001) /* I2C Address Mask Bit 8 */
/* UCBxI2CSA Control Bits */
#define UCSA9 (0x0200) /* I2C Slave Address Bit 9 */
#define UCSA8 (0x0100) /* I2C Slave Address Bit 8 */
#define UCSA7 (0x0080) /* I2C Slave Address Bit 7 */
#define UCSA6 (0x0040) /* I2C Slave Address Bit 6 */
#define UCSA5 (0x0020) /* I2C Slave Address Bit 5 */
#define UCSA4 (0x0010) /* I2C Slave Address Bit 4 */
#define UCSA3 (0x0008) /* I2C Slave Address Bit 3 */
#define UCSA2 (0x0004) /* I2C Slave Address Bit 2 */
#define UCSA1 (0x0002) /* I2C Slave Address Bit 1 */
#define UCSA0 (0x0001) /* I2C Slave Address Bit 0 */
/* UCBxI2CSA Control Bits */
#define UCSA7_L (0x0080) /* I2C Slave Address Bit 7 */
#define UCSA6_L (0x0040) /* I2C Slave Address Bit 6 */
#define UCSA5_L (0x0020) /* I2C Slave Address Bit 5 */
#define UCSA4_L (0x0010) /* I2C Slave Address Bit 4 */
#define UCSA3_L (0x0008) /* I2C Slave Address Bit 3 */
#define UCSA2_L (0x0004) /* I2C Slave Address Bit 2 */
#define UCSA1_L (0x0002) /* I2C Slave Address Bit 1 */
#define UCSA0_L (0x0001) /* I2C Slave Address Bit 0 */
/* UCBxI2CSA Control Bits */
#define UCSA9_H (0x0002) /* I2C Slave Address Bit 9 */
#define UCSA8_H (0x0001) /* I2C Slave Address Bit 8 */
/* UCAxIE UART Control Bits */
#define UCTXCPTIE (0x0008) /* UART Transmit Complete Interrupt Enable */
#define UCSTTIE (0x0004) /* UART Start Bit Interrupt Enalble */
#define UCTXIE (0x0002) /* UART Transmit Interrupt Enable */
#define UCRXIE (0x0001) /* UART Receive Interrupt Enable */
/* UCAxIE/UCBxIE SPI Control Bits */
/* UCBxIE I2C Control Bits */
#define UCBIT9IE (0x4000) /* I2C Bit 9 Position Interrupt Enable 3 */
#define UCTXIE3 (0x2000) /* I2C Transmit Interrupt Enable 3 */
#define UCRXIE3 (0x1000) /* I2C Receive Interrupt Enable 3 */
#define UCTXIE2 (0x0800) /* I2C Transmit Interrupt Enable 2 */
#define UCRXIE2 (0x0400) /* I2C Receive Interrupt Enable 2 */
#define UCTXIE1 (0x0200) /* I2C Transmit Interrupt Enable 1 */
#define UCRXIE1 (0x0100) /* I2C Receive Interrupt Enable 1 */
#define UCCLTOIE (0x0080) /* I2C Clock Low Timeout interrupt enable */
#define UCBCNTIE (0x0040) /* I2C Automatic stop assertion interrupt enable */
#define UCNACKIE (0x0020) /* I2C NACK Condition interrupt enable */
#define UCALIE (0x0010) /* I2C Arbitration Lost interrupt enable */
#define UCSTPIE (0x0008) /* I2C STOP Condition interrupt enable */
#define UCSTTIE (0x0004) /* I2C START Condition interrupt enable */
#define UCTXIE0 (0x0002) /* I2C Transmit Interrupt Enable 0 */
#define UCRXIE0 (0x0001) /* I2C Receive Interrupt Enable 0 */
/* UCAxIFG UART Control Bits */
#define UCTXCPTIFG (0x0008) /* UART Transmit Complete Interrupt Flag */
#define UCSTTIFG (0x0004) /* UART Start Bit Interrupt Flag */
#define UCTXIFG (0x0002) /* UART Transmit Interrupt Flag */
#define UCRXIFG (0x0001) /* UART Receive Interrupt Flag */
/* UCAxIFG/UCBxIFG SPI Control Bits */
#define UCTXIFG (0x0002) /* SPI Transmit Interrupt Flag */
#define UCRXIFG (0x0001) /* SPI Receive Interrupt Flag */
/* UCBxIFG Control Bits */
#define UCBIT9IFG (0x4000) /* I2C Bit 9 Possition Interrupt Flag 3 */
#define UCTXIFG3 (0x2000) /* I2C Transmit Interrupt Flag 3 */
#define UCRXIFG3 (0x1000) /* I2C Receive Interrupt Flag 3 */
#define UCTXIFG2 (0x0800) /* I2C Transmit Interrupt Flag 2 */
#define UCRXIFG2 (0x0400) /* I2C Receive Interrupt Flag 2 */
#define UCTXIFG1 (0x0200) /* I2C Transmit Interrupt Flag 1 */
#define UCRXIFG1 (0x0100) /* I2C Receive Interrupt Flag 1 */
#define UCCLTOIFG (0x0080) /* I2C Clock low Timeout interrupt Flag */
#define UCBCNTIFG (0x0040) /* I2C Byte counter interrupt flag */
#define UCNACKIFG (0x0020) /* I2C NACK Condition interrupt Flag */
#define UCALIFG (0x0010) /* I2C Arbitration Lost interrupt Flag */
#define UCSTPIFG (0x0008) /* I2C STOP Condition interrupt Flag */
#define UCSTTIFG (0x0004) /* I2C START Condition interrupt Flag */
#define UCTXIFG0 (0x0002) /* I2C Transmit Interrupt Flag 0 */
#define UCRXIFG0 (0x0001) /* I2C Receive Interrupt Flag 0 */
/* USCI UART Definitions */
#define USCI_NONE (0x0000) /* No Interrupt pending */
#define USCI_UART_UCRXIFG (0x0002) /* USCI UCRXIFG */
#define USCI_UART_UCTXIFG (0x0004) /* USCI UCTXIFG */
#define USCI_UART_UCSTTIFG (0x0006) /* USCI UCSTTIFG */
#define USCI_UART_UCTXCPTIFG (0x0008) /* USCI UCTXCPTIFG */
/* USCI SPI Definitions */
#define USCI_SPI_UCRXIFG (0x0002) /* USCI UCRXIFG */
#define USCI_SPI_UCTXIFG (0x0004) /* USCI UCTXIFG */
/* USCI I2C Definitions */
#define USCI_I2C_UCALIFG (0x0002) /* USCI I2C Mode: UCALIFG */
#define USCI_I2C_UCNACKIFG (0x0004) /* USCI I2C Mode: UCNACKIFG */
#define USCI_I2C_UCSTTIFG (0x0006) /* USCI I2C Mode: UCSTTIFG*/
#define USCI_I2C_UCSTPIFG (0x0008) /* USCI I2C Mode: UCSTPIFG*/
#define USCI_I2C_UCRXIFG3 (0x000A) /* USCI I2C Mode: UCRXIFG3 */
#define USCI_I2C_UCTXIFG3 (0x000C) /* USCI I2C Mode: UCTXIFG3 */
#define USCI_I2C_UCRXIFG2 (0x000E) /* USCI I2C Mode: UCRXIFG2 */
#define USCI_I2C_UCTXIFG2 (0x0010) /* USCI I2C Mode: UCTXIFG2 */
#define USCI_I2C_UCRXIFG1 (0x0012) /* USCI I2C Mode: UCRXIFG1 */
#define USCI_I2C_UCTXIFG1 (0x0014) /* USCI I2C Mode: UCTXIFG1 */
#define USCI_I2C_UCRXIFG0 (0x0016) /* USCI I2C Mode: UCRXIFG0 */
#define USCI_I2C_UCTXIFG0 (0x0018) /* USCI I2C Mode: UCTXIFG0 */
#define USCI_I2C_UCBCNTIFG (0x001A) /* USCI I2C Mode: UCBCNTIFG */
#define USCI_I2C_UCCLTOIFG (0x001C) /* USCI I2C Mode: UCCLTOIFG */
#define USCI_I2C_UCBIT9IFG (0x001E) /* USCI I2C Mode: UCBIT9IFG */
/************************************************************
* WATCHDOG TIMER A
************************************************************/
#define __MSP430_HAS_WDT_A__ /* Definition to show that Module is available */
#define __MSP430_BASEADDRESS_WDT_A__ 0x0150
#define WDTCTL_ 0x015C /* Watchdog Timer Control */
sfrb(WDTCTL_L , WDTCTL_);
sfrb(WDTCTL_H , WDTCTL_+1);
sfrw(WDTCTL, WDTCTL_);
/* The bit names have been prefixed with "WDT" */
/* WDTCTL Control Bits */
#define WDTIS0 (0x0001) /* WDT - Timer Interval Select 0 */
#define WDTIS1 (0x0002) /* WDT - Timer Interval Select 1 */
#define WDTIS2 (0x0004) /* WDT - Timer Interval Select 2 */
#define WDTCNTCL (0x0008) /* WDT - Timer Clear */
#define WDTTMSEL (0x0010) /* WDT - Timer Mode Select */
#define WDTSSEL0 (0x0020) /* WDT - Timer Clock Source Select 0 */
#define WDTSSEL1 (0x0040) /* WDT - Timer Clock Source Select 1 */
#define WDTHOLD (0x0080) /* WDT - Timer hold */
/* WDTCTL Control Bits */
#define WDTIS0_L (0x0001) /* WDT - Timer Interval Select 0 */
#define WDTIS1_L (0x0002) /* WDT - Timer Interval Select 1 */
#define WDTIS2_L (0x0004) /* WDT - Timer Interval Select 2 */
#define WDTCNTCL_L (0x0008) /* WDT - Timer Clear */
#define WDTTMSEL_L (0x0010) /* WDT - Timer Mode Select */
#define WDTSSEL0_L (0x0020) /* WDT - Timer Clock Source Select 0 */
#define WDTSSEL1_L (0x0040) /* WDT - Timer Clock Source Select 1 */
#define WDTHOLD_L (0x0080) /* WDT - Timer hold */
/* WDTCTL Control Bits */
#define WDTPW (0x5A00)
#define WDTIS_0 (0x0000) /* WDT - Timer Interval Select: /2G */
#define WDTIS_1 (0x0001) /* WDT - Timer Interval Select: /128M */
#define WDTIS_2 (0x0002) /* WDT - Timer Interval Select: /8192k */
#define WDTIS_3 (0x0003) /* WDT - Timer Interval Select: /512k */
#define WDTIS_4 (0x0004) /* WDT - Timer Interval Select: /32k */
#define WDTIS_5 (0x0005) /* WDT - Timer Interval Select: /8192 */
#define WDTIS_6 (0x0006) /* WDT - Timer Interval Select: /512 */
#define WDTIS_7 (0x0007) /* WDT - Timer Interval Select: /64 */
#define WDTIS__2G (0x0000) /* WDT - Timer Interval Select: /2G */
#define WDTIS__128M (0x0001) /* WDT - Timer Interval Select: /128M */
#define WDTIS__8192K (0x0002) /* WDT - Timer Interval Select: /8192k */
#define WDTIS__512K (0x0003) /* WDT - Timer Interval Select: /512k */
#define WDTIS__32K (0x0004) /* WDT - Timer Interval Select: /32k */
#define WDTIS__8192 (0x0005) /* WDT - Timer Interval Select: /8192 */
#define WDTIS__512 (0x0006) /* WDT - Timer Interval Select: /512 */
#define WDTIS__64 (0x0007) /* WDT - Timer Interval Select: /64 */
#define WDTSSEL_0 (0x0000) /* WDT - Timer Clock Source Select: SMCLK */
#define WDTSSEL_1 (0x0020) /* WDT - Timer Clock Source Select: ACLK */
#define WDTSSEL_2 (0x0040) /* WDT - Timer Clock Source Select: VLO_CLK */
#define WDTSSEL_3 (0x0060) /* WDT - Timer Clock Source Select: reserved */
#define WDTSSEL__SMCLK (0x0000) /* WDT - Timer Clock Source Select: SMCLK */
#define WDTSSEL__ACLK (0x0020) /* WDT - Timer Clock Source Select: ACLK */
#define WDTSSEL__VLO (0x0040) /* WDT - Timer Clock Source Select: VLO_CLK */
/* WDT-interval times [1ms] coded with Bits 0-2 */
/* WDT is clocked by fSMCLK (assumed 1MHz) */
#define WDT_MDLY_32 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2) /* 32ms interval (default) */
#define WDT_MDLY_8 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS0) /* 8ms " */
#define WDT_MDLY_0_5 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1) /* 0.5ms " */
#define WDT_MDLY_0_064 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0) /* 0.064ms " */
/* WDT is clocked by fACLK (assumed 32KHz) */
#define WDT_ADLY_1000 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0) /* 1000ms " */
#define WDT_ADLY_250 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS0) /* 250ms " */
#define WDT_ADLY_16 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1) /* 16ms " */
#define WDT_ADLY_1_9 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1+WDTIS0) /* 1.9ms " */
/* Watchdog mode -> reset after expired time */
/* WDT is clocked by fSMCLK (assumed 1MHz) */
#define WDT_MRST_32 (WDTPW+WDTCNTCL+WDTIS2) /* 32ms interval (default) */
#define WDT_MRST_8 (WDTPW+WDTCNTCL+WDTIS2+WDTIS0) /* 8ms " */
#define WDT_MRST_0_5 (WDTPW+WDTCNTCL+WDTIS2+WDTIS1) /* 0.5ms " */
#define WDT_MRST_0_064 (WDTPW+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0) /* 0.064ms " */
/* WDT is clocked by fACLK (assumed 32KHz) */
#define WDT_ARST_1000 (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2) /* 1000ms " */
#define WDT_ARST_250 (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS0) /* 250ms " */
#define WDT_ARST_16 (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1) /* 16ms " */
#define WDT_ARST_1_9 (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1+WDTIS0) /* 1.9ms " */
/************************************************************
* Interrupt Vectors (offset from 0xFF80)
************************************************************/
#define RTC_VECTOR (0x004E) /* 0xFFCE RTC */
#define PORT2_VECTOR (0x0058) /* 0xFFD8 Port 2 */
#define PORT1_VECTOR (0x005E) /* 0xFFDE Port 1 */
#define TIMER1_A1_VECTOR (0x0060) /* 0xFFE0 Timer1_A3 CC1-2, TA1 */
#define TIMER1_A0_VECTOR (0x0062) /* 0xFFE2 Timer1_A3 CC0 */
#define DMA_VECTOR (0x0064) /* 0xFFE4 DMA */
#define TIMER0_A1_VECTOR (0x0068) /* 0xFFE8 Timer0_A5 CC1-4, TA */
#define TIMER0_A0_VECTOR (0x006A) /* 0xFFEA Timer0_A5 CC0 */
#define ADC10_VECTOR (0x006C) /* 0xFFEC ADC */
#define USCI_B0_VECTOR (0x006E) /* 0xFFEE USCI B0 Receive/Transmit */
#define USCI_A0_VECTOR (0x0070) /* 0xFFF0 USCI A0 Receive/Transmit */
#define WDT_VECTOR (0x0072) /* 0xFFF2 Watchdog Timer */
#define TIMER0_B1_VECTOR (0x0074) /* 0xFFF4 Timer0_B3 CC1-2, TB */
#define TIMER0_B0_VECTOR (0x0076) /* 0xFFF6 Timer0_B3 CC0 */
#define COMP_D_VECTOR (0x0078) /* 0xFFF8 Comparator D */
#define UNMI_VECTOR (0x007A) /* 0xFFFA User Non-maskable */
#define SYSNMI_VECTOR (0x007C) /* 0xFFFC System Non-maskable */
#define RESET_VECTOR (0x007E) /* 0xFFFE Reset [Highest Priority] */
/************************************************************
* End of Modules
************************************************************/
#ifdef __cplusplus
}
#endif /* extern "C" */
#endif /* #ifndef __MSP430FR5724 */
|