/usr/share/pcb/pcblib-newlib/geda/RESC4564N.fp is in pcb-common 20140316-3.
This file is owned by root:root, with mode 0o644.
The actual contents of the file can be viewed below.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 | # grab the input values and convert to 1/100 mil
# how much to grow the pads by for soldermask [1/100 mil]
# clearance from planes [1/100 mil]
# silk screen width [1/100 mil]
# courtyard silk screen width [1/100 mil]
# element_flags, description, pcb-name, value, mark_x, mark_y,
# text_x, text_y, text_direction, text_scale, text_flags
Element[0x00000000 "Standard SMT resistor, capacitor etc" "" "RESC4564N" 0 0 -3150 -3150 0 100 ""]
(
#
# Pad[x1, y1, x2, y2, thickness, clearance, mask, name , pad number, flags]
Pad[-7874 -10236
-7874 10236
6299 2000 6899 "1" "1" "square"]
Pad[7874 -10236
7874 10236
6299 2000 6899 "2" "2" "square"]
ElementLine[-3149 -13385 3149 -13385 800]
ElementLine[-3149 13385 3149 13385 800]
#
# This draws a 1 mil placement courtyard outline in silk. It should probably
# not be included since you wont want to try and fab a 1 mil silk line. Then
# again, it is most useful during parts placement. It really is time for some
# additional non-fab layers...
# ElementLine[eval(-1*V1/2) eval(-1*V2/2) eval(-1*V1/2) eval( V2/2) CYW]
# ElementLine[eval(-1*V1/2) eval(-1*V2/2) eval( V1/2) eval(-1*V2/2) CYW]
# ElementLine[eval( V1/2) eval( V2/2) eval( V1/2) eval(-1*V2/2) CYW]
# ElementLine[eval( V1/2) eval( V2/2) eval(-1*V1/2) eval( V2/2) CYW]
)
|